As you are now the owner of this document which should have come to you for free, please consider making a donation of $£ 1$ or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here https://blunham.com/Misc/Texas

Many thanks.
Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website https://blunham.com/, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (https://blunham.com/Misc/Texas). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

I put a lot of time into producing these files which is why you are met with this page when you open the file.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.
Colin Hinson
In the village of Blunham, Bedfordshire.

## Texas Instruments

# TM 990 

## TM 990/101M Microcomputer User's Guide

## MICROPROCESSOR SERIES"

1. INTRODUCTION
1.1 General ..... 1-1
1.2 Manual Organization ..... 1-4
1.3 Product Index ..... 1-4
1.4 Board Characteristics ..... 1-5
1.5 General Specifications ..... 1-5
1.6 Reference Documents ..... 1-6
1.7 Glossary ..... 1-6
2. INSTALLATION AND OPERATION OF TM990/101M-1
2.1 General ..... 2-1
2.2 Required Equipment ..... 2-1
2.2.1 Power Supply ..... 2-1
2.2.2 Terminals and Cables ..... 2-1
2.2.3 Power Cable/Chassis ..... 2-2
2.2.4 Parallel I/O Connector ..... 2-2
2.2.5 Miscellaneous Equipment ..... 2-2
2.3 Unpacking ..... 2-2
2.4 Power and Terminal Hookup ..... 2-2
2.4.1 Power Supply Connections ..... 2-3
2.4.2 Terminal Hookup ..... 2-5
2.4.3 Five-Switch DIP and Status LED ..... 2-8
2.5 Operation ..... 2-8
2.5.1 Verification ..... 2-8
2.5.2 Power-Up/Reset ..... 2-8
2.6 Sample Programs ..... 2-8
2.6.1 Sample Program 1 ..... 2-8
2.6.2 Sample Program 2 ..... 2-10
2.7 Debug Checklist ..... 2-10
3. TIBUG INTERACTIVE DEBUG MONITOR
3.1 General ..... 3-1
3.2 TIBUG Commands ..... 3-1
3.2.1 Execute Under Breakpoint (B) ..... 3-3
3.2.2 CRU Inspect/Change (C) ..... 3-4
3.2.3 Dump Memory to Cassette/Paper Tape (D) ..... 3-5
3.2.4 Execute Command (E) ..... 3-8
3.2.5 Find Command (F) ..... 3-8
3.2.6 Hexadecimal Arithmetic (H) ..... 3-9
3.2.7 Load Memory from Cassette or Paper Tape (L) ..... 3-9
3.2.8 Memory Inspect/Change, Memory Dump (M) ..... 3-10
3.2.9 Inspect/Change User WP, PC, and ST Registers (R) ..... 3-11
3.2.10 Execute in Single Setp Mode (S) ..... 3-12
3.2.11 TI 733 ASR Baud Rate (T) ..... 3-13
3.2.12 Inspect/Change User Workspace (W) ..... 3-13

## TABLE OF CONTENTS (Continued)

SECTION TITLE PAGE
3.3 User Accessible Utilities ..... 3-14
3.3.1 Write One Hexadecimal Character to Terminal (XOP 8) ..... 3-15
3.3.2 Read Hexadecimal Word from Terminal (XOP 9) ..... 3-15
3.3.3 Write Four Hexadecimal Characters to Terminal (XOP 10). ..... 3-16
3.3.4 Echo Character (XOP 11) ..... 3-17
3.3.5 Write One Character to Terminal (XOP 12) ..... 3-17
3.3.6 Read One Character from Terminal (XOP 13) ..... 3-17
3.3.7 Write MEssage to Terminal (XOP 14) ..... 3-17
3.4 TIBUG Error Message ..... 3-18
4. TM990/101M INSTRUCTION EXECUTION
4.1 General ..... 4-1
4.2 User Memory ..... 4-1
4.3 Hardware Registers ..... 4-1
4.3.1 Program Counter (PC) ..... 4-1
4.3.2 Workspace Pointer (WP) ..... 4-2
4.3.3 Status register (ST) ..... 4-2
4.4 Software Registers ..... 4-4
4.5 Instruction Formats and Addressing Modes ..... 4-7
4.5.1 Direct Register Addressing ( $\mathrm{T}=00_{2}$ ) ..... 4-8
4.5.2 Indirect Register Addressing ( $\mathrm{T}=01_{2}$ ) ..... 41
4.5.3 Indirect Register Autoincrement Addressing ( $\mathrm{T}=11_{2}$ ) ..... 4 ..... 4
4.5.4 Symbolic Memory Addressing, Indexed ( $T=10_{2}$ ) ..... 4-11
4.5.5 Symbolic Memory Addressing, Indexed ( $\mathrm{T}=10_{2}^{2}$ ) ..... 4-11
4.5.6 Immediate Addressing ..... 4-13
4.5.7 Program Counter Relative Addressing ..... 4-13
4.6 Instructions ..... 4-14
4.6.1 Format 1 Instructions ..... 4-18
4.6.2 Format 2 Instructions ..... 4-20
4.6.3 Format 3/9 Instructions ..... 4-22
4.6.4 Format 4 (CRU Multibit) Instructions ..... 4-24
4.6.5 Format 5 (Shift) Instructions ..... 4-25
4.6.6 Format 6 Instructions ..... 4-27
4.6.7 Format 7 (RTWP, Control) Instructions ..... 4-29
4.6.8 Format 8 (Immediate, Internal Register Load/Store) Instructions ..... 4-31
4.6.9 Format 9 (XOP) Instructions ..... 4-33
5. PROGRAMMING
5.1 General ..... 5-1
5.2 Programming Considerations ..... 5-3
5.2.1 Program Organization ..... 5-3
5.2.2 Executing TM990/100M Programs on the TM990/101M ..... 5-3
5.2.3 Required Use of RAM in Programs ..... 5-3
5.3 Programming Environment ..... 5-4
5.3.1 Hardware Registers ..... 5-4
5.3.2 Address Space ..... 5
5.3.3 Vectors (Interrupt and XOP) ..... 5-5
5.3.4 Workspace Registers ..... 5-6
5.4 Linking Instructions ..... 5-6
5.4.1 Branch Instruction (B) ..... 5-6
5.4.2 Branch and Link (BL) ..... 5-7
5.4.3 Branch and Load Workspace Pointer (BLWP) ..... 5-8
5.4.4 Return with Workspace Pointer (RTWP) ..... 5-9
5.4.5 Extended Operation (XOP.) ..... 5-9
5.4.6 Linked-Lists ..... 5-10
5.5 Communications Register Unit (CRU) ..... 5-10
5.5.1 CRU Addressing ..... 5-13
5.5.2 CRU Timing ..... 5-14
5.5.3 CRU Instructions ..... 5-14
5.6 Dynamically Relocatable Code ..... 5-19
5.7 Programming Hints ..... 5-21
5.8 Interfacing with TIBUG ..... 5-21
5.8.1 Program Entry and Exit ..... 5-21
5.8.2 I/O Using Monitor XOP's ..... 5-22
5.9 Interrupts and XOPs. ..... 5-24
5.9.1 Interrupt and XOP Linking Areas ..... 5-24
5.9.2 TMS 9901 Interval Timer Interrupt Program ..... 5-30
5.9.3 Example of Programming Timer Interrupts for TMS 9901 and TMS 9902 ..... 5-32
5.10 Move Block Following Passing of Parameters ..... 5-50
5.11 Block Compare Subroutine ..... 5-51
5.12 Unit ID DIP-Switch ..... 5-52
5.13 CRU Addressable LED ..... 5-52
5.14 Using Main and Auxiliary TMS 9902's for I/0 ..... 5-52
6. THEORY OF OPERATION
6.1 General ..... 6-1
6.2 Power Specifications ..... 6-1
6.3 System Structure ..... 6-4
6.4 System Buses ..... 6-4
6.4.1 Address Bus ..... 6-4
6.4.2 Data Bus ..... 6-4
6.4.3 CRU Bus ..... 6-4
6.4.4 Control Bus ..... 6-6
6.5 System Clock ..... 6-7
6.6 Central Processing Unit ..... 6-8
6.7 Reset/Load Logic ..... 6-10
6.7.1 Reset Function ..... 6-10
6.7.2 Load Function ..... 6-13
6.7.3 Reset and Load Filtering ..... 6-14
6.7.4 CLRCRU Signal ..... 6-14
6.8 External Instructions ..... 6-14
6.9 Address Decoding ..... 6-15
6.9.1 Memory Address Decoding ..... 6-15
6.9.2 CRU Select ..... 6-19
SECTION TITLE PAGE
6.10 Memory Timing Signals ..... 6-26
6.10.1 Ready ..... 6-26
6.10.2 Wait ..... 6-27
6.10.3 MEMCYC ..... 6-27
6.11 Read-Only Memory ..... 6-27
6.12 Random-Access Memory ..... 6-28
6.13 Buffer Control ..... 6-28
6.13.1 Address and Data Buffers ..... 6-30
6.13.2 Control Buffers ..... 6-30
6.13.3 HOLD, HOLDA, and DMA ..... 6-31
6.14 Interrupt Structure ..... 6-31
6.15 Parallel I/O and System Timer ..... 6-32
6.15.1 Parallel I/O ..... 6-34
6.15.2 System Timer ..... 6-34
6.16 Main Communications Port ..... 6-35
6.16.1 EIA Interface ..... 6-35
6.16.2 TTY Interface ..... 6-36
6.16.3 Multidrop Interface ..... 6-37
6.17 Auxiliary Communications Port ..... 6-38
6.18 Unit ID Switch ..... 6-39
6.19 Status Indicator ..... 6-39
7. OPTIONS
7.1 General ..... 7-1
7.2 On-Board Memory Expansion ..... 7-1
7.2.1 EPROM Expansion ..... 7-1
7.2.2 RAM Expansion ..... 7-6
7.3 Slow EPROM ..... 7-7
7.4 Serial Communication Interrupt ..... 7-7
7.5 RS-232-C/TTY/Multidrop Interfaces (Main Port, P2) ..... 7-7
7.5.1 TTY Interface ..... 7-7
7.5.2 RS-232-C Interface ..... 7-7
7.5.3 Multidrop Interface ..... 7-8
7.6 External System Reset/Load ..... 7-12
7.7 Remote Communications ..... 7-12
7.8 Memory Map Change ..... 7-12
7.9 TM 990/402 Line-by-Line Assembler ..... 7-12
7.10 TM 990/301 Microterminal ..... 7-12
7.11 OEM Chassis ..... 7-13

TABLE OF CONTENTS (Continued)
SECTIONTITLEPAGE
8. APPLICATIONS
8.1 General ..... 8-1
8.2 Off-Board RAM ..... 8-1
8.3 Off-Board TMS 9901. ..... 8-1
8.4 Off-Board Eight-Bit I/O Port ..... 8-1
8.5 Extra RS-232-C Terminal Port. ..... 8-6
8.6 Direct Memory Access (DMA) Applications ..... 8-7
8.6.1 DMA System Timing. ..... 8-7
8.6.2 Memory Cycle Timing. ..... 8-11
8.6.3 DMA System Guidelines ..... 8-11
8.6.4 Multiple-Device Direct Memory Access Controller ..... 8-12
8.7 EIA Serial Port Applications ..... 8-17
8.7.1 Cable Pin Assignments. ..... 8-17
8.7.2 Modem (Data Set) Interface Signal Definitions. ..... 8-19

APPENDICES

A WIRING TELETYPE MODEL 3320/5JE FOR TM 990/101M
B EIA RS-232-C CABLING
C ASCII CODE
D BINARY, DECIMAL, AND HEXADECTMAL NUMBERING
E PARTS LIST
F SCHEMATICS
G 990 OBJECT CODE FORMAT
H CHASSIS INTERFACE CONNECTOR (P1) SIGNAL ASSIGNMENTS
I TM 990/301 MICROTERMINAL
J CRU INSTRUCTION AND ADDRESSING EXAMPLES USING TMS 9901
K EXAMPLE PROGRAMS
1-1 TM 990/101M Major Components . . . . . . . . . . . . . . . ${ }^{1-2}$

1-2 TM 990/101M Dimensions and Component Placement . . . . . . 1-3
1-3 Main and Expansion EPROM and RAM . . . . . . . . . . . . . . 1-5
2-1 Power Supply Hookup . . . . . . . . . . . . . . . . . . 2-4
2-2 TM 990/101M Board In $T M$ 990/510 Chassis . . . . . . . . . 2-5
2-3 743 KSR Terminal Hookup . . . . . . . . . . . . . . . . . 2-6
2-4 Connector P2 Connected to RS-232- Device (Model 733 ASR) . . 2-6
2-5 Connector P2 Connected to TTY Device . . . . . . . . . . . . 2-7
3-1 Memory Requirements For TIBUG . . . . . . . . . . . . . . . 3-2
3-2 CRU Bits Inspected By C Command . . . . . . . . . . . . . . 3-4
Tape Tabs . . . . . . . . . . . . . . . . . . . . . . . 3-7
4-1 Memory Map . . . . . . . . . . . . . . . . . . . . 4-2
4-2 Status Register . . . . . . . . . . . . . . . . . . . 4-3
4-3 Workspace Example . . . . . . . . . . . . . . . . . . 4-6
4-4 TM 990/101M Instruction Formats . . . . . . . . . . . . . 4-7
4-5 Direct Register Addressing Example . . . . . . . . . . . . . 4-9
4-6 Indirect Register Addressing Example . . . . . . . . . . . . 4-10
4-7 Indirect Register Autoincrement Addressing Example . . . . . 4-10
Direct Memory Addressing Example
4-12
Direct Memory Addressing, Indexed Example
4-13
4-10
BLWP Example
4-30
4-11
XOP Example
4-35
Source Listing
5-2
5-2
Example of Separate Programs Joined By Branches to Absolute Addresses 5-7

## 5-3

Linked List Example 5-11

$$
5-4
$$CRU Address In Register 12 vs. Address Bus Lines5-13

TMS 9900 CRU Interface Timing ..... 5-15
LDCR Instruction ..... 5-16
STCR Instruction ..... 5-17
Addition of Displacement and R12 Contents to Drive CRU Bit Address ..... 5-18
5-10Example of Program With Coding Added to Makeit Relocatable5-19

Examples of Non Self-Relocating Code and Self-Relocating Code5-20Interrupt Sequence5-26Six-Word Interrupt Linking Area5-27
5-135-29

5-14 Enabling and Triggering TMS 9901 Interval Timer . . . . . . . 5-31
5-15 Example of Code to Run TMS 9901 Interval Timer . . . . . . . 5-33
5-16
5-17
5-18
5-19
Example Program Using Timer Interrupts 3 and 4 5-38

## 5-20

Move Block of Bytes Example Subroutine 5-50
Compare Blocks of Bytes Example Subroutine . . . . . . . . . 5-51
Reading the DIP Switch 5-53
Coding Example to Ascertain System Configuration Through DIP Switch Settings 5-54
Coding Example to Blink L.E.D. On and Off 5-55
Example Proglram to Converse Through Main and Auxiliary TMS 9902's 5-57

## 6-1

6-2
TM 990/101M Block Diagram 6-2

## 6-3

Crystal-Controlled Operation 6-8
TMS 9900 Pin Functions . . . . . . . . . . . . . . . . . . . 6-9
TMS 9900 Data and Address Flow 6-11
TMS 9900 CPU Flowchart . . . . . . . . . . . . . . . . . 6-12
RESET and LOAD Logic 6-13

6-9 Decoding Circuitry for CRU I/O Addresses . . . . . . . . . . 6-20
6-10
6-11
TMS 9900 Memory Bus Timing 6-26
Read-Only Memory 6-28

6-13
Random Access Memory 6-29

6-14
TMS 9901 6-33
Serial I/O Port EIA Interface 6-35
Serial I/O Port TTY Interface 6-36
6-16 Multidrop Interface . . . . . . . . . . . . . . . . . . . . 6-37
7-1 Jumper Placement . . . . . . . . . . . . . . . . . . . . . 7-2
7-2
7-3
Memory and Capacitor Placement
7-3
Memory Expansion Maps
7-6
Four Interrupt-Causing Conditions at TMS 9902 . . . . . . . 7-8
7-5
7-6
Multidrop System
7-9
7-7
Multidrop Cabling 7-9
Master-Slave Full Duplex Multidrop System . . . . . . . . . . 7-10
7-8 Half-Duplex Multidrop System . . . . . . . . . . . . . . 7-11
7-9 Line-By-Line Assembler Output . . . . . . . . . . . . . . . . 7-14
7-10 TM 990/301 Microterminal. . . . . . . . . . . . . . . . 7-15
7-11 TM 990/510 OEM Chassis . . . . . . . . . . . . . . . . . 7-16
7-12 OEM Chassis Backplane Schematic . . . . . . . . . . . . . . . 7-17
FIGURE TITLE PAGE
8-1 Major Components Used in I/O ..... 8-2
8-2 Off-Board Memory ..... 8-3
8-3 Circuitry to Add TMS 9901 Off-Board ..... 8-4
8-4 8-Bit 9905/06 Port ..... 8-5
8-5 RS-232-C Port ..... 8-6
8-6 DMA Bus Control ..... 8-8
8-7 CPU HOLD and HOLDA Timing ..... 8-9
8-8 DMA System Timing ..... 8-10
8-9 Memory Cycle Timing ..... 8-12
8-10 DMA System Block Diagram ..... 8-13
8-11 DMA Device Controller ..... 8-13
8-12 DMA Controller ..... 8-14
8-13 DMA Controller Timing ..... 8-16
8-14 Cable Connections. ..... 8-17
TABLE TITLE ..... PAGE
1-1 TM 990/101M Configurations ..... $1-4$
2-1 Board Jumper Positions as Shipped ..... 2-3
3-1 TIBUG Commands ..... 3-1
3-2 Command Syntax Conventions ..... 3-3
3-3 User Accessible Utilities ..... 3-14
3-4 TIBUG Error Messages ..... 3-18
4-1 Status bits Affected by Instructions ..... 4-5
4-2 Instruction Description Terms ..... 4-14
4-3 Instruction Set, Alphabetical Index ..... 4-15
4-4 Instruction Set, Numerical Index ..... 4-17
5-1 Assembler Directives Used in Examples ..... 5-1
5-2 Register Reserved Application ..... 5-6
5-3 TM 990/101M Predefined CRU Addresses ..... 5-12
5-4 Preprogrammed Interrupt and User XOP Trap Vectors ..... 5-24
5-5 Interrupt and User XOP Linking Area ..... 5-25
5-6 Interrupt Example Program Description ..... 5-35
5-7 ASRFLAG Values ..... 5-60
6-1 Device Supply Voltage Pin Assignments ..... 6-3
6-2 Bus Signals ..... 6-5
6-3 Control Bus Functions ..... 6-6
6-4 External Instructions ..... 6-14
6-5 TM 990/101 CRU Map ..... 6-21
6-6 Implicit Decoded CRU Bit Addresses ..... 6-25
6-7 On-Board Device CRU Address ..... 6-25
6-8 Data Buffers ..... 6-30
6-9 Interrupt Characteristics ..... 6-31
6-10 Dedicated Interrupt Description ..... 6-31
7-1 Master Jumper Table ..... 7-4
7-2 Jumper Pins by Board Dash Number (Factory Installation) ..... 7-5
7-3 Slow EPROM Table ..... 7-7
7-4 Multidrop Jumper Table ..... 7-10
7-8 Half-Duplex Multidrop System ..... 7-11
8-1 103/113 Data Set Cable ..... 8-17
8-2 202/212 Data Set Cable ..... 8-18
8-3 201 Data Set Cable ..... 8-18
8-4 Data Terminal Cable ..... 8-19

## INTRODUCTION

1.1 GENERAL

The Texas Instruments $T M 990 / 101 \mathrm{M}$ is a self-contained microcomputer on a single printed-circuit board. The board's component side is shown in Figure 1-1, which also highlights major features and components. Figure 1-2 shows board dimensions. This microcomputer board contains features found on computer systems of much larger size, including a central processing unit (CPU) with hardware multiply and divide, programmable serial and parallel I/O lines, external interrupts, and a debug-monitor to assist the programmer in program development and execution. Other features include:

- TMS 9900 microprocessor based system: the microprocessor with the minicomputer instruction set - software compatible with other members of the 990 family.
- $1 \mathrm{~K} \times 16$ bits of TMS 4045 random-access memory (RAM) expandable on-board to $2 \mathrm{~K} \times 16$ bits.
- $1 \mathrm{~K} \times 16$ bits of TMS 2708 erasable programmable read-only mernory (ERROM), expandable on-board to $2 \mathrm{~K} \times 16$ bits. Simple jumper modifications enable substitution of the larger TMS 2716 EPROM's (16K bits each) for the smaller TMS 2708's (8K bits each). Four TMS 2716's permit EPROM expansion to $4 \mathrm{~K} \times 16$ bits.

NOTE
Three board configurations are available. The characteristics of each configuration are explained in paragraph 1.3.

- Buffered address, data, and control lines for off-board memory and I/O expansion; full DMA capabilities are provided by the buffer controllers.
- $\quad 3 \mathrm{MHz}$ crystal-controlled clock.
- One 16-bit parallel I/O port, each bit is individually programmable.
- Modified EIA RS-232-C serial I/O interface, capable of communication to both EIA-compatible terminals and popular modems (data sets).
- A local serial I/O port, with interfaces for an EIA terminal and either a Teletype (TTY) or a twisted-pair balanced-line multidrop system (interface choices are detailed in paragraph 1.3).
- Three programmable interval timers.
- $\quad 17$ prioritized interrupts, including RESET and LOAD functions. Interrupt 6 is level triggered (active LOW) and edge-triggered (either polarity) and latched on-board.
- A directly addressable five-position DIP switch and an addressable light emitting diode (LED) for custom system applications.
- PROM memory decoder permits easy reassignment of memory map configuration; see Figure 1-3 for memory map of the standard board.




### 1.2 MANUAL ORGANIZATION

Section 1 covers board specifications and characteristics. A glossary in paragraph 1.7 explains terms used throughout the manual.

Section 2 explains how to install, power-up, and operate the $T M$ 990/101 microcomputer with the addition of a data terminal, power supplies, and appropriate connectors.

Section 3 explains how to communicate with the TM 990/101M using the TIBUG monitor. This versatile monitor, complete with supervisor calls and operator communication commands, facilitates the development and execution of software.

Section 4 describes the instruction set of the TM 990/101M, giving examples of each class of instructions and providing some explanation of the TMS 9900 architecture.

Section 5 explains basic programming procedures for the microcomputer, giving an explanation of the programming environment and hardware-dependent features. Numerous program examples are included for utilizing the various facilities of the TM 990/101M.

Section 6 is a basic theory of operation, explaining the hardware design configuration and circuitry. This section provides explanations of the bus structure, the control logic, and the various subsystems which make up the microcomputer.

Section 7 describes varions options available for the microcomputer, both those supplied on-board and those which Texas Instruments offers for off-board expansion of the system.

Section 8 features various hardware applications which can be built using the $T M$ 990/101M.
1.3 PRODUCT INDEX

The TM 990/101M microcomputer is available in three different configurations, which are specified by a "dash number" appended to the product name; e.g., TM 990/101M-1. These configurations are listed in Table 1-1. A memory nap is shown in Figure 1-3.

Table 1-1. TM 990/101M Configurations

| $\begin{gathered} \text { TM 990/101M } \\ \text { Dash No. } \end{gathered}$ | EPROM |  | RAM | Main Serial Port <br> Option (EIA <br> Terminal <br> I/F Stand) |
| :---: | :---: | :---: | :---: | :---: |
|  | Socketed | Program |  |  |
| -1 | $\begin{aligned} & 2 \text { TMS } 2703 \\ & (1 \mathrm{~K} \times 16) \end{aligned}$ | tibug Monitor | $\begin{aligned} & 4 \text { TMS } 4045 \\ & (1 \mathrm{~K} \times 16) \end{aligned}$ | TTY |
| -2 | 2 TMS 2715 $(2 \mathrm{~K} \times 16)$ | Blank | 4 TMS 4045 | Multidrop |
| -3 | 4 TMS 2716 <br> ( $4 \mathrm{~K} \times 16$ ) | Blank | $\begin{aligned} & 8 \text { TMS } \\ & (2045 \\ & (2 \mathrm{~K} \times 15) \end{aligned}$ | T'TY |


*EPROM's programmed with TIBUG monitor.
Figure 1-3. Main And Expansion EPROM and RAM
1.4 BOARD CHARACTERISTICS

Figure 1-1 shows the major portions and components of the microcomputer. The system bus connector is P1, which is a $100-$ pin ( 50 each side) PC board edge connector spaced on 0.125 inch centers. Connector P2 is the main serial port and P3 is the RS-232-C auxiliary serial port. Both connectors are standard 25-position female jacks used in RS-232-C communications. The parallel I/O port is PC board edge connector P4, which has 40 pins ( 20 each side) spaced on 0.1 -inch centers.

Figure 1-2 shows the PC board silkscreen markings which detail the various components on the board; also included are the board dimensions and tolerances.
1.5 GENERAL SPECIFICATIONS

|  | +5 V |  | +12 V |  | -12 V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Consumption | TYP | MAX | TYP | MAX | TYP | MAX |
| TM 990/101M-1 | 1.8 | 2.6 | 0.30 | 0.50 | 0.25 | 0.40 |
| TM 990/101M-2 | 1.8 | 2.6 | 0.30 | 0.50 | 0.25 | 0.40 |

Clock Rate: 3 MHz
Baud Rates (set by TIBUG): 110, 300, 600, 1200, 2400, 4800, 9600, 19200

Memory Size: The microcomputer is shipped with:
RAM: Four TMS 4045 ( $1 \mathrm{~K} \times 4$ bits each)
EPROM: TWO TMS 2708 ( $1 \mathrm{~K} \times 8$ bits each), preprogrammed with TIBUG.

Total capacity is:
RAM: Eight TMS $4045^{\prime}$ s (1K x 4 bits each)
EPROM: Four TMS 2708's (1K x 8 bits each)
or
Four TMS 2716's (2K x 8 bits each)
Board Dimensions: See Figure 1-2
Parallel I/O Port (P4): One 16-bit port, uses TMS 9901 programmable systems interface
Serial I/O Port (P2 and P3): Two asynchronous ports:
Main port (P2) has two interfaces: RS-232-C answer mode and either a TTY or a balanced-line differential multidrop interface.

Auxiliary port (P3) meets RS-232-C specification interface, capable of either originate or answer mode.

Both serial ports use TMS 9902 asynchronous communication controllers, but the Auxiliary Port will readily accept the TMS 9903 synchronous communication controller. Simply plug in the TMS 9903 for synchronous systems.
1.6 REFERENCE DOCUMENTS

The following documents provide supplementary information for the TM 990/101M user's manual.

- TMS 9900 Microprocessor Data Manual
- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communication Controller Data Manual
- TMS 9903 Synchronous Communication Controller Data Manual
- TMS 990 Computer, TMS 9900 Microprocessor Assembly Language Programmer's Guide ( $\mathrm{P} / \mathrm{N}$ 943441-9701)
- TM 990/301 Microterminal
- TM 990/401 TIBUG Monitor Listing
- TM 990/402 Line-by-Line Assembler User's Guide
- TM 990/402L Line-by-Line Assembler Listing
- TM 990/502 Cable Assembly (RS-232-C)
- TM 990/503 Cable Assembly (TI Terminal 743 or 745)
- TM 990/504 Cable Assembly (Teletype)
- TM 990/506 Cable Assembly (Modem cable for /101 board)
- TM 990/510 Card Chassis
- TM 990/511 Extender Board User's Guide
- TM 990/512 Prototyping Board User's Guide
1.7 GLOSSARY

The following are definitions of terms used with the TM 990/101M. Applicable areas in this manual are in parentheses.

Absolute Address: The actual memory address in quantity of bytes. Memory addressing is usually represented in hexadecimal from $0000_{16}$ to FFFF 16 for the TM 990/101M.

Alphanumeric Character: Letters, numbers, and associated symbols.
ASCII Code: A seven-bit code used to represent alphanumeric characters and control (Appendix C).

Assembler: Program that translates assembly language source statements into object code.

Assembly Language: Mnemonics which can be interpreted by an assembler and translated into an object program (paragraph 4.6).

Bit: The smallest part of a word; it has a value of either a 1 or 0 .
Breakpoint: Memory address where a program is intentionally halted. This is a program debugging tool.

Byte: Eight bits or half a word.
Carry: A carry occurs when the most-significant bit is carried out in an arithmetic operation (i.e., result cannot be contained in only 16 bits), (paragraph 4.3.3.4).

Central Processing Unit (CPU): The "heart" of the computer: responsibilities include instruction access and interpretation, arithmetic functions, I/0 memory access. The TMS 9900 is the CPU of the TM 990/101M.

Chad: Dot-like paper particles resulting from the punching of paper tape.
Command Scanner: A given set of instructions in the TIBUG monitor which takes the user's input from the terminal and searches a table for the proper code to execute.

Context Switch: Change in program execution environment, includes new program counter (PC) value and new workspace area.

CRU (Communications Register Unit): The TMS 9900's general purpose, command-driven input/output interface. The CRU provides up to 4096 directly addressable input and output bits (paragraph 4.8).

Effective Address: Memory address value resulting from interpretation of an instruction operand, required for execution of that instruction.

EPROM: See Read Only Memory.
Hexadecimal: Numerical notation in the base 16 (Appendix D).
Immediate Addressing: An immediate or absolute value (16-bits) is part of the instruction (second word of instruction).

Indexed Addressing: The effective address is the sum of the contents of an index register and an absolute (or symbolic) address (paragraph 4.5.3.5).

Indirect Addressing: The effective address is the contents of a register (paragraph 4.5.3.2).

Interrupt: Context switch in which new workspace pointer (WP) and program counter (PC) values are obtained from one of 16 interrupt traps in memory addresses $0000{ }_{16}$ to $0^{003 E_{16}}$ (paragraph 4.9).

I/O: The input/output lines are the signals which connect an external device to the data lines of the TMS 9990.

Least Significant Bit (LSB): Bit having the smallest value (samllest power of base 2); represented by the right-most bit.

Link: The process by which two or more object code modules are combined into one, with cross-referenced label address locations being resolved.

Load: Transfer control to operating system using the equivalent of a BLWP instruction to vectors in upper memory ( $\mathrm{FFFC}_{16}$ and $\mathrm{FFFE}_{16}$ ). See Reset.

Loader: Program that places one or more absolute or relocatable object programs into memory (Appendix G).

Machine Language: Binary code that can be interpreted by the CPU (Table 4-4).
Monitor: A program that assists in the real-time aspects of program execution such as operator command interpretation and supervisor call execution. Sometimes called supervisor (Section 3).

Most Significant Bit (MSB): Bit having the most value; the left-most bit representing the highest power of base 2. This bit is often used to show sign with a 1 indicating negative and a 0 indicating positive.

Object Program: The hexadecimal interpretations of source code output by an assembler program. This is the code executed when loaded into memory.

One's Complement: Binary representation of a number in which the negative of the number is the complement or inverse of the positive number (all ones become zeroes, vice versa). The MSB is one for negative numbers and zero for positive. Two representations exist for zero: all ones or all zeroes.

Op Code: Binary operation code interpreted by the CPU to execute the instruction (paragraph 4.5.1).

Overflow: An overflow occurs when the result of an arithmetic operation cannot be represented in two's complement (i.e., in 15 bits plus sign bit), (paragraph 4.3.3.5).

Parity: Means for checking validity of a series of bits, usually a byte. Odd parity means an odd number of one bits; even parity means an even number of one bits. A parity bit is set to make all bytes conform to the selected parity. If the parity is not as anticipated, an error flag can be set by software. The parity jump instruction can be used to determine parity (paragraph 4.3.3.6).

PC Board: (Printed Circuit Board) a copper-coated fiberglass or phenolic board on which areas of copper are selectively etched away, leaving conductor paths forming a circuit. Various other processes such as soldermasking and silkscreen markings are added to higher quality PC boards.

Program Counter (PC): Hardware register that points to the next instruction to be executed or next word to be interpreted (paragraph 4.3.1).

PROM: See Read Only Memory.
Random Access Memory (RAM) : Memory that can be written to as well as read from (vs. ROM).

Read Only Memory (ROM) : Memory that can only be read from (can't change contents). Some can be programmed (PROM) using a PROM burner. Some PROM's can be erased (EPROM's) by exposure to ultraviolet light.
set: Transfer control to operating system using the equivalent of a BLWP instruction wo vectors in lower memory ( $00000_{16}$ and 000216 ). See Load.

Source Program: Programs written in mnemonics that can be translated into machine language (by an assembler).

Status Register (ST): Hardware register that reflects the outcome of a previous instruction and the current interrupt mask (paragraph 4.3.3).

Supervisor: See Monitor
Utilities: A unique set of instructions used by differnt parts of the program to perform the same function. In the case of TIBUG, the utilities are the I/O XOP's (paragraph 3.3).

Word: Sixteen bits or two bytes.
Workspace Register Area: Sixteen words, designated registers 0 to 15, located in RAM for use by the executing program (paragraph 4.4).

Workspace Pointer (WP): Hardware register that contains the memory address of the beginning (register 0) of the workspace area (paragraph 4.3.2).
2.1 GENERAL

This section explains procedures for unpacking and setting up the TM 990/101M board for operation. This section assumes (1) the TIBUG monitor is resident on EPROM's as initially shipped from the factory, and (2) that a terminal suitable for connection to the main communications port is used with the proper cable assembly.

CAUTION
Be sure that the correct cable assembly is used with your data terminal. For teletypewriters (TTY), refer to Appendix A. For RS-232-C compatible terminals, refer to Appendix $B$ for the signal configuration used by the main I/O port. Most RS-232-C compatible terminals, such as a Lear Siegler ADM-1, will require the TM 990/502 cable, or equivalent. A TI 743 or 745 must use a TM $990 / 503$ cable, or equivalent because of the connector on the terminal end of the cable. A TI 733 requires the use of a TM 990/505 cable, or equivalent. Many RS-232-C compatible terminals come with their own cables, and therefore will probably work with no problem.

### 2.2 REQUIRED EQUIPMENT

The basic equipment required, along with appropriate options, is explained in the following paragraphs.
2.2.1 POWER SUPPLY

A power supply capable of meeting at least the following specification is required:

| Voltage | Regulation |  | Current |
| ---: | :---: | :---: | :---: |
|  |  |  |  |
| +5 V | $3 \%$ | 1.8 A |  |
| -12 V | $3 \%$ | 0.3 A |  |
| +12 V | $3 \%$ | 0.4 A |  |

A heavier duty supply is recommended, if possible, especially for supplying the +5 voltage.

### 2.2.2 TERMINALS AND CABLES

A 25-pin RS-232 male plug, type DB25P, is required. Ready made cables are available from TI: see Appendix $A$ or $B$.

- RS-232-C compatible terminal, including the TI 733 (using its own cable): see Appendix $B$ to verify cabling you already have, or for instructions to make a custom cable.
- TI 743/745: see Appendix B for special cabling required (these terminals usually come with the correct cable).
- Teletype Model 3320/5JE (for TM 990/101M-1 and -3 microcomputer boards only): see Appendix A for required modifications for 20 mA neutral current-loop operation and proper cable connections.


### 2.2.3 Power Cable/Card Cage

The use of a TM $990 / 510$ or TM $990 / 520$ card cage facilitates operation and setup. Alternately, one of the following $100-\mathrm{pin}, 0.125$ inch (center-to-center) PCB edge connectors may be used to interface with connector P1, such as with wire-wrap models:

- TI H431111-50 (TI H3211-50)
- Amphenol 225-804-50
- Viking 3VH50/9CND5
- Elco 00-6064-100-061-001.
2.2.4 Parallel I/O Connector

If parallel $I / 0$ port $P 4$ is used, a ribbon cable with a 40-pin, 0.1-inch center spacing PCB edge connector is needed. (The TIBUG monitor doés not use the parallel port in its normal processing.) Wire-wrap connector examples are as follows:

- TI H421111-20 (TI H3111-20)
- Viking 3VH20/1JND5.
2.2.5 Miscellaneous Equipment
- Volt-Ohmmeter to measure completed/open connections and to verify power supply voltages and connections.
- If any custom connections are required, a soldering iron (25-45 watt), rosin core solder, and wire are needed. Suggested wire sizes are 18 AWG insulated stranded wire for power connections, 24 AWG insulated stranded wire for I/O connections.


### 2.3 UNPACKING

Lift the TM 990/101M board from its carton and remove the protective wrapping. Check the board for shipping damages. If any discrepancy is found, notify your TI distributor.

Verify that at data manuals for the following devices are included:

- TMS 9900
- TMS 9901
- TMS 9902
2.4 POWER AND TERMINAL HOOKUP

These procedures assume that the TIBUG monitor is resident in the required address space $\left(0000_{16}\right.$ to $\left.07 \mathrm{FF}_{16}\right)$, and that a terminal and cable of the proper type to match the intended serial interface (TTY, EIA, multidrop) is also employed.

Check the board and verify that the jumper configuration is as described in Table 2-1. Table 7-1 (in Section 7, Options) further defines jumper configurations.

| Function | Stake Pins Used | Proper Connection \& Description |
| :---: | :---: | :---: |
| Interrupt 4 source | E1,E2,E3 | E1 to E2-pin 18, connector P1 |
| Interrupt 5 source | E4,E5,E6 | E4 to E5 - pin 17, connector P1 |
| Slow EPROM | E7, E8, E53 | E8 to E53 - No WAIT state |
| 2708/2716 Memory Map | E9, E10,E11 | E10 to E11 - Use TMS 2708's |
| EPROM Enable | E12,E13,E14 | E13 to E14-On-board EPROM |
| HI/LO Memory Map | E15,E16, 17 | E16 to E17 - EPROM low, RAM high |
| EIA Connector Ground | E18, 19 | E18 to E19* - pin 1 of P3 grounded* |
| Microterminal +5 V | E20, E21 | Shipped installed on -0001,3 only* |
| Microterminal +12 V | E22,E23 | Shipped installed on -0001,3 only* |
| Microterminal -12 V | E24, E25 | Shipped installed on -0001,3 only* |
| Main EPROM TYPE | E26 through E30 | E27 to E28, E29 to E30 - TMS 2708's |
| Expansion EPROM type Teletype | $\begin{gathered} \text { E31 through E35 } \\ \text { E36, E37 } \end{gathered}$ | E32 to E33, E34 to E35 - TMS 2708's <br> Shipped removed. On -0001,3 only, if using a TTY, borrow a Microterminal jumper plug for use here. |
| EIA/MD receive select | E38,E39, E40 | E39 to E40 - EIA (and TTY) receive |
| Multidrop Termination | E41 through E52 | Shipped installed on -0002 only* |
| Resistors and Duplex Select P3 Port Terminal/Modem | E54, E55, E56 | E54 to E55 - Terminal Use* |

*Jumper connection is not relevant for TIBUG operation with an RS-232-C or TTY terminal.

## CAUTION

Be very careful to apply correct voltage levels to the TM 990/101M. Texas Instruments assumes no responsibility for damage caused by improper wiring or voltage application by the user.

### 2.4.1 POWER SUPPLY CONNECTIONS

Figure 2-1 shows how the power supply is connected to the TM 990/101M through connector P1, using a 100 -pin edge connector. Be careful to use the correct pins as numbered on the board; these pin numbers may not correspond to the numbers on the particular edge connector used. Check connections with an ohmmeter before applying power if there is any doubt about the quality or location of a connection.

The table in Figure 2-1 shows suggested color coding for the power supply plugs. To prevent incorrect connection, label the top side of the edge connector "TOP" and the bottom "TURN OVER".

Figure 2-2 shows how to correctly place the TM 990/101M in the TM 990/510 card chassis. Slot 1 of the chassis is reserved for the microcomputer because termination resistors for the control bus signals are at the opposite end of the backplane, according to transmission line concepts. Slide the microcomputer into the slot, following the guides. Be sure the P1 connector is correctly aligned in the socket on the backplane, then gently but firmly push the board edge into the edge connector socket.

*ON BOARD. ODD-NUMBERED PADS ARE DIRECTLY BENEATH EVEN-NUMBERED PADS.

A0001417

Figure 2-1. Power Supply Hookup


Figure 2-2. TM 990/101M Board In TM 990/510 Chassis

Looking on the backside of the backplane, find the connections for each of the supply voltages and connect them to the power supply.

CAUTION
BEFORE connecting the power supply to the microcomputer, use a volt-ohmmeter to verify that correct voltages are present at the power supply. After verification, switch the power supply OFF, and then make the connections to the chassis as shown in Figure 2-2.

### 2.4.2 TERMINAL HOOKUP

Figure 2-3 shows how the TM 990/101M is connected to the TI 743 KSR terminal through connector P2. DE15S connector attaches to the terminal; a DB25P connector attached to P2 on the board. A table of point-to-point connections between the connectors are shown in the figure. Figure 2-4 shows a RS-232 terminal (e.g., TI 733), and Figure 2-5 shows a TTY.

All terminals connected to the microcomputer will have a similar hookup procedure and point-to-point configuration. For the differences between terminal cables, see Appendixes A and B. Terminals for communication directly with TIBUG must be connected to the main communications port (connector P2) at the corner of the board.


| CONNECTIONS |  |  |
| :---: | :---: | :---: |
| PIN ON DE15S | PIN ON DB25P | SIGNAL |
| 13 | 2 | XMIT |
| 12 | 3 | RECV |
| 11 | 8 | DCD |
| 1 | 7 | GND |

Figure 2-3. 743 KSR Terminal Hookup


Figure 2-4. Connector P2 Connected to RS-232-C Device (Model 733 ASR)


Figure 2-5. Connector P2 Connected to TTY Device
'he jumper marked EIA/MD, pins E38-E40, should be in the EIA position, pins E39 to E40, at all times unless the multidrop interface is used. If connecting a RS-232 terminal, remove the TTY jumper at E36-E37, if connecting a Teletype terminal, then insert the TTY jumper at E36-E37.

The TIBUG monitor operates the local I/O port at one of the following baud rates:
$110,300,600,1200,2400,4800,9600$ or 19200 baud.
There is a 200 ms delay following a carriage return for all baud rates at or below 1200 baud. The delay allows for printhead travel.

The TMS 9902 asynchronous communication controller is initialized by TIBUG for a seven-bit ASCII character, even parity, and two stop bits (for compatibility with all terminals). At the terminal, set the baud rate of the terminal to one of the above speeds.

TIBUG also uses conversational mode full-duplex communication. Set the communications mode of your terminal to FULL DUPLEX, and set the OFF/ON LINE switch to ON LINE, or the functional equivalents.

### 2.4.3 FIVE-SWITCH DIP AND STATUS LED

A five-switch DIP and a programmable LED are accessed through the Communications Register Unit (CRU). Programming these is further explained in subsections 5.7 and 5.8 respectively.

### 2.5 OPERATION

### 2.5.1 VERIFICATION

Verify the following conditions before applying power:

- Power connected to correct pins on P1 connector.
- Terminal cable between P2 connector (NOT P3) and terminal.
- Jumpers in correct positions (see Table 2-1).
- Baud rate and communications mode are correctly set at the terminal; terminal is ON LINE.


### 2.5.2 POWER-UP/RESET

a. Apply power to the board and the data terminal.
b. Activate the RESET switch near the corner of the microcomputer board (see Figure 1-1). This activates the TIBUG monitor.
c. Press the "A" key on the terminal (it may be more convenient to press the carriage return key instead; this is also acceptable). TIBUG measures the time of the start bit and determines the baud rate. A carriage return time delay of 200 ms will be provided for all baud rates at or slower than 1200 baud.
d. TIBUG prints the TIBUG banner message and, on a new line, a question mark. This is a request to input a command to the TIBUG command scanner. Commands are explained in detail in Section 3, and the assembly language is described in Section 4.

NOTE
If control is lost during operation, return control to the TIBUG monitor by repeating steps $b, c$, and $d$.

### 2.6 SAMPLE PROGRAMS

The following sample programs can be used immediately to test the microcomputer board. Other sample programs that can be loaded and executed are provided in Figures 5-15 (interrupt timer message) and 5-22 (L.E.D. blink). Appendix $K$ contains example programs that demonstrate microcomputer performance.

### 2.6.1 SAMPLE PROGRAM 1

The following sample program can be input using the TIBUG "M" command (paragraph 3.2.8), "R" command (paragraph 3.2.9), and "E" command (paragraph 3.2.4).
a. Enter the $M$ command with a hexadecimal memory address of $\mathrm{FEO} \mathrm{N}_{16}$.
b. Enter the following values into memory, typing the new values then using the space bar as described in paragraph 3.2.8.

| Location | Enter Value | Assembly Langu |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FE00 | 2 FAO | XOP $\mathrm{E}^{\text {P FE08, }} 14$ | PRINT MSG | > |
| FE02 | FE08 |  |  |  |
| FE04 | 0460 | B $\quad$ Q $>0080$ | GO TO TIBUG | > |
| FE06 | 0080 |  |  |  |
| FE08 | 4849 | TEXT 'HI' | MESSAGE |  |
| FEOA | ODOA | DATA $>0$ DOA | CR/LF | > |
| FEOC | 0700 | DATA $>0700$ | BELL/END | > |

Exit the $M$ command with a carriage return after entering the last value above. The monitor will print a question mark.
c. Use the R command to set the address value 'FEOO" into the P register (program counter).
d. Use the E command to execute the program.
e. The message 'HI' will print on the printer, followed by a carriage return, line feed, and a bell. Your terminal printout should resemble the following:

TIBUG REV.A

```
TM FEDO
FEQD=IOOO EFFO
FEOE=6S00 FEUS
FEO4=0381 04E0
FEOG=ころNE 0080
FE0S=0300 4549
FEOH=OSEE OHOF
FEOL=7300 0%00
TR
W=FFCE
F=01FC FEDO
TE HI
```

$\tau$

You can re-execute your program by repeating steps $c$. and $d$.

## 2．6．2 SAMPLE PROGRAM 2

Using steps 1 to 5 in paragraph 2．6．1 above，enter and execute the following program which has been assembled by the optional TM 990／402 line－by－line assembler．

```
=EMG EFHIM IF % FEOGQ14
FEMこ FEOS
FEO4 IHEG E y IMEO
FEGE MDEA
```



```
FEIH 4E4T
FEMIT 5E41
```



```
FE1041%41
FE1こ F44%
FE14 4F4E
FE1* EEEE
FE1OE息
FEIH +FEF
FF1!-5゙心臬
FEIE E,目家
FEこに &F4T
FEこごごせ1
FEE+ + 「ご目
FEGE =, 4F
F゙,
FEこH c, %1
```



```
HEEE |T!! + !!丁口!
```

You can re－execute your program by repeating c．and d．in paragraph 2．6．1 above．
2．7 DEBUG CHECKLIST
If the microcomputer does not respond correctly，turn the power OFF．Do not turn the power $O N$ again until you are reasonably sure the problem has been found．The following is a checklist of points to verify．
－Check POWER circuits：
－Proper power supply voltages and current capacity．
－Proper connections from the power supply to the P1 edge connector． Check pin numbers on P1．Check plug positions at your power supply． Look for short circuits．Look for broken connections．lake sure board is seated in chassis or edge connector socket correctly．Be certain that the edge connector socket（if used）is not upside down．
－Check TERMINAL circuits：
－Proper cable hookup to P2 connector，and to terminal．Verify with data in Appendixes $A$ and $B$ ．One of the most common errors is that the ter－ minal cable is not plugged in．
－Check for power at the terminal．This is another common error－the terminal is not turned ON．
－Terminal is ON LINE mode，or equivalent．
－Terminal is in FULL DUPLEX mode，or equivalent．If the terminal is in HALF DUPLEX mode，it will print everything you type twice，or it may print garbage when you type．Put the terminal in FULL DUPLEX mode．

- EIA/MD jumper in EIA position (E30).
- Check BAUD RATE of terminal - it must be 110, 300, 600, 1200, 2400, 4800 , 9600 , or 19200 BAUD.
- Check jumper plug positions against Table 2-1.
- Be sure TIBUG EPROM's are in place correctly (U42 and U44).
- Check all socketed parts for correctly inserted pins. Be sure there aren't any bent under or twisted pins. Check pin 1 location.

If nothing happens, feel the components for excessive heat. Be careful as burns may occur if a defective component is found. If the cause of inoperation cannot be found, turn power OFF and call your TI distributor. Before calling, though, please be sure that your power supply, terminal, and all connectors (use a volt-ohmmeter) are working properly.
J. 1 GENERAL

TIBUG is a debug monitor which provides an interactive interface between the user and the TM 990/101M. It is supplied by the factory on assembly TM 990/101M-1 only and is available as an option, supplied on two 2708 EPROM's.

TIBUG occupies EPROM memory space from memory address (M.A.) $0080_{16}$ as shown in Figure 3-1. TIBUG uses four workspaces in 40 words of RAM memory. Also in this reserved RAM area are the restart vectors which initialize the monitor following single step execution of instructions.

The TIBUG monitor provides seven software routines that accomplish special tasks. These routines, called in user programs by the XOP machine instruction, perform tasks such as writing characters to a terminal. XOP utility instructions are discussed in detail in paragraph 3.3.

All communication with TIBUG is through a 20 mA current loop or RS-232-C device. TIBUG is initialized as follows:

- Press the RESET pushbutton (Figure 1-2). The monitor is called up through interrupt trap 0 .
- Enter the character ' $A$ ' at the terminal. TIBUG uses this input to measure the width of the start bit and set the TMS 9902 Asynchronous Communication Controller (ACC) to the correct baud rate.
- TIBUG prints an initialization message on the terminal. On the next line it prints a question mark indicating that the command scanner is available to interpret terminal inputs.
- Enter one of the commands as explained in paragraph 3.2.
3.2 TIBUG COMMANDS

TIBUG commands are listed in Table 3-1.

Table 3-1. TIBUG Commands

| INPUT | RESULTS | PARAGRAPH |
| :---: | :--- | :---: |
| B | Execute under Breakpoint | 3.2 .1 |
| C | CRU Inspect/Change | 3.2 .2 |
| D | Dump Memory to Cassette/Paper Tape | 3.2 .3 |
| F | Execute | 3.2 .4 |
| H | Find Word/Byte in Memory | 3.2 .5 |
| L | Hex Arithmetic | 3.2 .6 |
| M | Load Memory from Cassette/Paper Tape | 3.2 .7 |
| S | Memory Inspect/Change | 3.2 .8 |
| T | Inspect/Change User WP, PC, and ST Registers | 3.2 .9 |
| W | I200 Baud Terminal | 3.2 .10 |



Figure 3-1. Minimum Memory Requirements for TIBUG

Table 3-2. Command Syntax Conventions

| CONVENTION SYMBOL | EXPLANATION |
| :---: | :---: |
| $<>$ | liems to be supplied by the user. The term within the angle brackets is a genaric term. |
| 1! | Optional ltem - May be included or omitted at the user's discretion. Items not included in brackets are required. |
| $\because$ | One of several optional items must be chosen. |
| (CR) | Carriage Return |
| A | Space Bar |
| LF | Line Feed |
| R or Rn | Register ( $\mathrm{n}=0$ to 15 ) |
| WP | Current User Workspace Pornter contents |
| PC | Current User Program Counter contents |
| ST | Current User Siatus Regrster contents |

NOTE
Except where indicated otherwise, no space is necessary between the parts of these commands. All numeric input is assumed to be hexadecimal; the last four digits input will be the value used. Thus a mistaken numerical input can be corrected by merely making the last four digits the correct value. If fewer than four digits are input, they are right justified.

### 3.2.1 EXECUTE UNDER BREAKPOINT (B)

3.2.1.1 Syntax

B <address> C(CR)>
3.2.1.2 Description

This command is used to execute instructions from one memory address to another (the stopping address is the breakpoint). When execution is complete, WP, PC, and ST register contents are displayed and control is returned back to the monitor command scanner. Program execution begins at the address in the PC (set by using the $R$ command). Execution terminates at the address specified in the B command, and a banner is output showing the contents of the hardware WP, PC, and ST registers in that order.

The address specified must be in RAM and must be the address of the first word of an instruction. The breakpoint is controlled by a software interrupt, XOP 15 , which is executed when program execution is at the breakpoint address.

If no address is specified, the $B$ command defaults to an E command, where execution continues with no halting point specified.

EXAMPLE:
CE FLOB
EP FFEO FEOG S 400

### 3.2.2 CRU INSPECT/CHANGE (C)

### 3.2.2.1 Syntax

$\mathrm{C}<\mathrm{CRU}$ address $>\left\{\Lambda_{1}^{\Lambda}\right\}<$ count $><(\mathrm{CR})>$
3.2.2.2 Description

The Communication Register Unit (CRU) input bits are displayed right justified in a 16 -bit hexadecimal representation. CRU addresses of the displayed bits will be:
from "CRU Software Base Address"
to "CRU Software Base Address" +2 (Count) -2
"CRU Software Base Address" is the contents of register 12, bits 0 to 15 , as used by the CRU instructions (paragraph 5.5). Up to 16 CRU bits may be displayed. Following display of the sensed CRU input bits, corresponding CRU output bits at that address may be specified by keying in a desired hexadecimal pattern of 1 to 16 bits, right justified. A carriage return following data display forces a return to the command scanner. A minus sign (-) or a space causes the same CRU input bits to be displayed again. Defaults are 000016 for "Software Base Address" and 0 (count of 16) for "Count" (the latter is a hexadecimal value of 0 to F with 0 indicating a decimal 16 bits).

The CRU inspect/change command displays from 1 to 16 CRU bits, right justified. The command syntax includes the CRU sof tware base address and the number of CRU bits to be displayed. The CRU software base address is the 16 -bit contents of R12 as explained in paragraph 5.5 (vs. the "CRU hardware base address" on bits 3 to 14 of R12); thus, the user must use 2 X CRU hardware base address. This is shown in Figure 3-2 where 10016 is specified in the command to display values beginning with CRU bit $80{ }_{16}$ -


Figure 3-2. CRU Bits Inspected By C Comand

## EXAMPLES:

(1) Examine eight CRU input bits. CRU software base address is 2016 .

```
#O%
OQ|= llFF CARRIAGE RETURN ENTERED
%
```

(2) Set value of eight CRU output bits at CRU software base address 2016; new value is 0216 .

(3) Check changes in CRU input bit 0.

```
T IGS
On00= 0001 
```



```
mong=0日01 
BM0!=gig1 < CARRIAGE RETURN ENTERED
7
```

(4) Check to see if the TMS 9901 is in the interrupt mode (zero) or clock mode (one);

```
%1010
010|כFFFE «_ zERO IN LSB INDICATES INTERRUPT MODE
```

(5) Check the contents of the I/O ports on the TMS 9901 (bits 1 to 14).

```
G1E0,E
O1EO= OUOE
?
```

3.2.3 DUMP MEMORY TO CASSETTE/PAPER TAPE (D)

### 3.2.3.1 Syntax



NOTE
The termination given after IDT is a space bar. A carriage return or some other termination will cause the instruction to function incorrectly.
3.2.3.2 Description

Memory is dumped from "start address" to "stop address." "Entry address" is the address in memory where it is desired to begin program execution. After entering a space or comma following the entry address, the monitor responds with an "IDT=" prompt asking for an input of up to eight characters that will identify the program. This program ID will be output. When the program is loaded into memory using the TIBUG loader, code will be dumped as non-relocatable data in 990 object record format with absolute load ("start address") and entry addresses specified. When loading this code once more, the LOAD will occur at the start address specified in the D instruction. If a user specifies a starting address while loading the object code previously dumped, the loader will ignore the user's input and load at the starting address specified during the ' $D$ ' command. Object record format is explained in Appendix $G$.

After entering the D command, the monitor will respond with "READY Y/N" and wait for a Y keyboard entry indicating that the receiving device is ready. This allows the user to verify switch settings, etc., before proceeding with the dump.

### 3.2.3.3 Dump to Cassette Example

The terminal is assumed to be a Texas Instruments 733 ASR or equivalent. The terminal must have automatic device control (ADC). This means that the terminal recognizes the four tape control characters DC1, DC2, DC3, and DC4.

The following procedure is carried out prior to answering the "READY Y/N" query (Figure 3-3):
(1) Load a cassette in the left (No. 1) transport on the 733 ASR.
(2) Place the transport in the "RECORD" mode.
(3) Rewind the cassette.
(4) Load the cassette. If the cassette does not load, it may be write protected. The write protect hole is on the bottom right side of the cassette (Figure 3-4). Cover it with the tab provided with the cassette. Now repeat steps 1 through 4.
(5) The KEYBOARD, PLAYBACK, RECORD, and PRINTER LOCAL/OFF/LINE switches must be in the LINE position.
(6) Place the TAPE FORMAT switch in the LINE position.
(7) Answer the "READY Y/N" query with a "Y"; the "Y" will not be echoed.


Figure 3-3. 733 ASR Module Assembly (Upper Unit) Switch Panel


Figure 3-4. Tape Tabs

The terminal is assumed to be an ASR 33 teletypewriter. The following steps should be completed carefully to avoid punching stray characters:
(1) Enter the command as described in paragraph 3.2.3.1. Do not answer the "READY Y/N" query yet.
(2) Change the teletype mode from ON LINE to LOCAL.
(3) Turn on the paper tape punch and press the RUBOUT key several times, placing RUBOUTS at the beginning of the tape for correct-reading/program-loading.
(4) Turn off the paper tape punch, and reset the teletype mode to LINE. (This is necessary to prevent punching stray characters).
(5) Turn on the punch and answer the "READY Y/N" query with "Y". The Y will not be echoed.
(6) Punching will begin. Each file is followed by 60 rubout characters. When these characters appear (identified by the constant punching of all holes) the punch must be turned off.

### 3.2.4 EXECUTE COMMAND (E)

### 3.2.4.1 Syntax

E
3.2.4.2 Description

The E command causes task execution to begin at current values in the Workspace Pointer and Program Counter.

Example: E

### 3.2.5 FIND COMMAND (F)

3.2.5.1 Syntax

$$
F<\text { start address }>\left\{\begin{array}{l}
\Lambda \\
,
\end{array}\right\}<\text { stop address }>\left\{\begin{array}{l}
\Lambda
\end{array}\right\}<\text { value }>\{(\overline{\mathrm{CR}})\}
$$

3.2.5.2 Description

The contents of memory locations from "start address" to "stop address" are compared to "value". The memory addresses whose contents equal "value" are printed out. Default value for start address is 0 . The default for "stop address" is 0 . The default for "value" is 0 .

If the termination character of "value" is a minus sign, the search will be from "start address" to "stop address" for the right byte in "value". If the termination character is a carriage return, the search will be a word mode search.

```
FFgE| FFFF ఒ__CARRIAGE RETURN ENTERED
ODBO
D01%
010
010
TF Ell FF- «_ MINUS SIGN ENTERED
000E
0007
OBII
IMII
01%
010%
01E
01017
%
```


### 3.2.6 HEXADECIMAL ARITHMETIC (H)

### 3.2.6.1 Syntax

$H<$ number $1>\{\Lambda\}<$, number $2><(C R)>$
3.2.6.2 Description

The sum and difference of two hexadecimal numbers are output.

EXAMPLE:

```
OH ב010, 101 & CARRIAGE RETURN ENTERED
H1+Hz=0%00 H1-HC=U10!
-
```

3.2.7 LOAD MEMORY FROM CASSETTE OR PAPER TAPE (L)
3.2.7.1 Syntax

L < bias $><$ (CR) $>$
3.2.7.2 Description

Data in 990 object record format (defined in Appendix G) is loaded from paper tape or cassette into memory. Bias is the relocation bias (starting address in RAM). Its default is 016 . Both relocatable and absolute data may be loaded into memory with the $L$ command. After the data is loaded, the module identifier (see tag 0 in Appendix $G$ ) is printed on the next line.
3.2.7.3 Loading From Texas Instruments 733 ASR Terminal Cassette

The 733 ASR must be equipped with automatic device control (ADC). The following procedure is carried out prior to executing the $L$ command:
(1) Insert the cassette in one of the two transports on the 733 ASR eassette 1 in Figure 3-2).
(2) Place the transport in the playback mode.
(3) Rewind the cassette.
(4) Load the cassette.
(5) Set the KEYBOARD, PLAYBACK, RECORD, and PRINTER LOCAL/LINE switches to LINE.
(6) Set the TAPE FORMAT switch to LINE.
(7) Loading will be at 1200 baud.

Execute the L command.
3.2.7.4 Loading From Paper Tape (ASR33 Teletype)

Prior to executing the L command, place the paper tape in the reader and position the tape so the reader mechanism is in the null field prior to the file to be loaded. Enter the load command. If the ASR33 has ADC (automatic device control), the reader will begin to read from the tape. If the ASR33 does not have ADC, turn on the reader, and loading will begin.

Each file is terminated with 60 rubouts. When the reader reaches this area of the tape, turn it off. The loader will then pass control to the command scanner.

The user program counter ( $P$ ) is loaded with the entry address if a 1 tag or a 2 tag is found on the tape.

EXAMPLE:


### 3.2.8 MEMORY INSPECT/CHANGE, MEMORY DUMP (M)

### 3.2.8.1 Syntax

## - Memory Inspect/Change Syntax

$$
\mathrm{M}<\text { start address }>\{<\text { stop address }><(C R)>
$$

- Memory Dump Syntax

$$
\mathrm{M}<\text { address }><(C R)\rangle
$$

3.2.8.2 Description

Memory inspect/change "opens" a memory location, displays it, and gives the option of changing the data in the location. The termination character causes the following:

- If a carriage return, control is returned to the command scanner.
- If a space, the next memory location is opened and displayed.
- If a minus sign, the previous memory location is opened and displayed.

If a hexadecimal value is entered before the termination character, the displayed memory location is updated to the value entered.

Memory dump address directs a display of memory contents from "start address" to "stop address". Each line of output consists of the address of the first data word output followed by eight data words. Memory dump can be terminated at any time by typing any character on the keyboard.

## EXAMPLES:

(1)

(2)

```
7# 20 50
```



```
gй日=1001
%
```

3.2.9 INSPECT/CHANGE USER WP, PC, AND ST REGISTERS (R)

### 3.2.9.1 Syntax

$$
R<(C R)>
$$

3.2.9.2 Description

The user workspace pointer (WP), program counter (PC), and status register (ST) are inspected and changed with the $R$ command. The output letters WP, PC, and ST identify the values of the three principal hardware registers passed to the TMS 9900 microprocessor when a B, E, or S command is entered. WP points to the workspace register area, PC points to the next instruction to be executed (Program Counter), and ST is the Status Register contents.

The termination character causes the following:

- A carriage return causes control to return to the command scanner.
- A space causes the next register to be opened.

Order of display is $W, P, S$.
(1)

```
TF
H=OOEO 1OD & SPACE ENTERED
```


(2)

$$
\begin{aligned}
& 7 \\
& 10=61019 \longleftarrow \text { SPACE ENTERED } \\
& F=1 \mathrm{Cl} \\
& \text { SOMI SPACE OR CARRIAGE RETURN ENTERED } \\
& ?
\end{aligned}
$$

### 3.2.10 EXECUTE IN SINGLE STEP MODE (S)

3.2.10.1 Syntax

S
3.2.10.2 Description

Each time the $S$ command is entered, a single instruction is executed at the address in the Program Counter, then the contents of the Program Counter, Workspace Pointer, and Status Register (after execution) are printed out. Successive instructions can be executed by repeated $S$ commands. Essentially, this command executes one instruction then returns control to the monitor.

EXAMPLE:


NOTE

Incorrect results are obtained when the $S$ command causes execution of an XOP instruction (see paragraph 4.6.9) in a user program. To avoid this problem, use the $B$ command (breakpoint) to the XOP vectors to execute any XOP's in a program (rather than the $S$ command) with the appropriate XOP parameter previously loaded into R11 of the XOP workspace.

### 3.2.11.1 Syntax

T
3.2.11.2 Description

The $T$ command is used to alert TIBUG that the terminal being used is a 1200 baud terminal which is not a Texas Instruments' 733 ASR (e.g., a 1200 baud CRT). To revoke the $T$ command, enter it again.
3.2.11.3 Use

T is used only when operating with a true 1200 baud peripheral device. Note that $T$ is never used when operating at other baud rates.

In TIBUG the baud rate is set by measuring the width of the character ' $A$ ' input from a terminal. When an 'A' of 1200 baud width is measured, TIBUG is set up to automatically insert three nulls for every character output to the terminal. These nulls are inserted to allow correct operation of the TM 990/101M with Texas Instruments 733ASR data terminals.
3.2.12 INSPECT/CHANGE USER WORKSPACE (W)

### 3.2.12.1 Syntax

W [REGISTER NUMBER] < (CR) >
3.2.12.2 Description

The $W$ command is used to display the contents of all workspace registers or display one register at a time while allowing the user to change the register contents. The workspace begins at the address given by the Workspace Pointer.

The $W$ command, followed by a carriage return, causes the contents of the entire workspace to be printed. Control is then passed to the command scanner.

The $W$ command followed by a register number in hexadecimal and a carriage return causes the display of the specified register's contents. The user may then enter a new value into the register by entering a hexadecimal value. The following are termination characters whether or not a new value is entered:

- A space causes display of the next register.
- A minus sign causes display of the previous register.
- A carriage return gives control to the command scanner.


## EXAMPLES:

(1)

| \% |  | carriage return entered |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{FO}=\mathrm{F} 94 \mathrm{E}$ | $\mathrm{F} 1=0084$ | $\mathrm{EE}=\mathrm{FAEA}$ | $\mathrm{FC}=0020$ | $\mathrm{R} 4=\mathrm{FESE}$ | $\mathrm{FS}=0098$ | $\mathrm{RE}=1300$ | R $7=01084$ |
| FSS FAFAO | $F=3600$ | $\mathrm{EA}=$ OEAG | RE $=0000$ | $\mathrm{PC}=0100$ | $\mathrm{FI}=00 \mathrm{OS4}$ | $\mathrm{FE}=\mathrm{FASO}$ | $\mathrm{PF}=6.600$ |

（2）

```
TM ごゃCARRIAGE RETURN ENTERED
FE=0294 3456
FE=001E 100
F4=1608 - (a)
F5=04%G E00F
FG=FEOM O
```

3．3 USER ACCESSIBLE UTILITIES
TIBUG contains seven utility subroutines that perform I／O functions as listed in Table 3－3．These subroutines are called through the XOP（extended operation）assembly language instruction．This instruction is covered in detail in paragraph 4．6．9．In addition，locations for XOP＇s 0 and 1 contain vectors for utilities that drive the TM 990／301 microterminal，and XOP 15 is used by the monitor for the breakpoint facility．

## Table 3－3．User Accessible Utilities

| XOP | FUNCTION | PARAGRAPH |
| :---: | :--- | :---: |
| 8 | Write 1 Hexadecimal Character to Terminal | 3.3 .1 |
| 9 | Read Hexadecimal Word from Terminai | 3.3 .2 |
| 10 | Write 4 Hexadecimal Characters to Terminal | 3.3 .3 |
| 11 | Echo Character | 3.3 .4 |
| 12 | Write 1 Character to Terminal | 3.3 .5 |
| 13 | Read 1 Character from Terminal | 3.3 .6 |
| 14 | Write Message to Terminal | 3.3 .7 |
|  | NOTE |  |
|  |  |  |
|  | All characters are in ASCII code． |  |

NOTES
1．Initially，TIBUG will conduct I／O through the TMS 9902 connected to connector P2：in this mode， 008016 is in TIBUG＇s R12 located at memory address （M．A．）FFDE ${ }_{16}$ ．To change this configuration，change the contents of M．A． $\mathrm{FFDE}_{16}$ before executing the I／O XOP．For example，to use the auxiliary TMS 9902 at P3，change M．A．FFDE 16 contents to $0180{ }_{16}$ ．CRU programming is discussed in paragraph 5．5．

2．The write character XOP（XOP 12）activates the REQUEST TO SEND signal of the TMS 9902．This signal is never deactivated by TIBUG so that modems may be used．

3．Most of the XOP format examples herein use a register for the source address，however，all XOP＇s can also use a symbolic memory address or any of the addressing forms available for the XOP instruc－ tion．

### 3.3.1 WRITE ONE HEXADECIMAL CHARACTER TO TERMINAL (XOP 8)

Format: XOP Rn,8
The least significant four bits of user register Rn are converted to their ASCII coded hexadecimal equivalent ( 0 to $F$ ) and output on the terminal. Control returns to the instruction following the extended operation.

## EXAMPLE:

Assume user register 5 contains 203C16. The assembly language (A.L.) and machine language (M.L.) values are shown below.
A.L. XOP R5,8 SEND 4 LSB'S OF R5 TO TERMINAL

M.L. | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

Terminal Output: C

### 3.3.2 READ HEXADECIMAL WORD FROM TERMINAL (XOP 9)

| Format: | XOP | Rn,9 |  |
| :--- | :--- | :--- | :--- |
|  | DATA | NULL | ADDRESS OF CONTINUED EXECUTION IF |
|  |  |  | NULLIS ENTERED |

Binary representation of the last four hexadecimal digits input from the terminal is accumulated in user register Rn. The termination character is returned in register Rn+1. Valid termination characters are space, minus, comma, and a carriage return. Return to the calling task is as follows:

- If a valid termination character is the only input, return is to the memory address contained in the next word following the XOP instruction (NULL above).
- If a non-hexadecimal character or an invalid termination character is input, control returns to the memory address contained in the second word following the XOP instruction (ERROR above).
- If a hexadecimal string followed by a valid termination character is input, control returns to the word following the DATA ERROR statement above.

EXAMPLE

| A.L. |  | XOP |  | R6.9 |  | READ HEXADECIMAL WORD INTO R6 |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DATA |  | $>$ FFCO |  | RETURN ADDRESS, IF NO NUMBER |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | DATA |  | $>$ FFC6 |  | RETURN ADDRESS, IF ERROR |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { M.L. } \\ & \text { M.A. } \end{aligned}$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
|  | FFB0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $>2 \mathrm{E46}$ |
|  | FFB2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $>$ FFCO |
|  | FFB4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $>$ FFC6 |

If the valid hexadecimal character string 12C is input from the terminal followed by a carriage return, control returns to memory address (M.A.) FFB6 16 with register 6 containing $012 C_{16}$ and register 7 containing $00_{16}$.

If the hexadecimal character string 12C is input from the terminal followed by an ASCII plus (+) sign, control returns to location FFC616. Registers 6 and 7 are returned to the calling program without being altered. " ${ }^{\prime \prime}$ " is an invalid termination character.

If the only input from the terminal is a carriage return, register 6 is returne unaltered while register 7 contains $00_{16}$. Control is returned to address $\mathrm{FFCO}_{16}$.
3.3.3 WRITE FOUR HEXADECIMAL CHARACTERS TO TERMINAL (XOP 10)

Format: XOP Rn,10
The four-digit hexadecimal representation of the contents of user register Rn is output to the terminal. Control returns to the instruction following the XOP call.

EXAMPLE:

Assume register 1 contains $2 \mathrm{C46} 6^{\circ}$
A.L. XOP R1, 10 WRITE HEX NUMBER

$$
\begin{array}{cccccccccccccccccc}
0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\
\text { M.L. } & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
\hline
\end{array}
$$

Terminal Output: 2 C46

Format: XOP Rn, 11
This is a combination of XOP's 13 (read character) and 12 (write character). A character in ASCII code is read from the terminal, placed in the left byte of Rn, then written (echoed back) to the terminal. Control returns to the instruction following the XOP after a character is read and written. By using a code to determine a character string termination, a series of characters can be echoed and stored at a particular address:

| CLR | R2 | CLEAR R2 |
| :--- | :--- | :--- |
| LI | R1, $>$ FEO0 | SETSTORAGE ADDRESS |
| XOP | R2, 11 | ECHO USING R2 |
| CI | R2, $>0000$ | WAS CHARACTER A CR? |
| JEQ | $\$+6$ | YES, EXIT ROUTINE |
| MOVB | R2,*R1+ | NO, MOVE CHAR TO STORAGE |
| JMP | $\$-10$ | REPEAT XOP |

### 3.3.5 WRITE ONE CHARACTER TO TERMINAL (XOP 12)

Format: XOP Rn,12
The ASCII character in the left byte of user register Rn is output to the terminal. The right byte of Rn is ignored. Control is returned to the instruction following the call.

### 3.3.6 READ ONE CHARACTER FROM TERMINAL (XOP 13)

Format: XOP Rn,13
The ASCII representation of the character input from the terminal is placed in the left byte of user register Rn . The right byte of register Rn is zeroed. When this utility is called, control is returned to the instruction following the call only after a character is input.

### 3.3.7 WRITE MESSAGE TO TERMINAL (XOP 14)

Format: XOP emESSAGE,14
MESSAGE is the symbolic address of the first character of the ASCII character string to be output. The string must be terminated with a byte containing binary zeroes. After the character string is output, control is returned to the first instruction following the call.

| MEMORY <br> ADDRESS <br> (Hex) | OP CODE <br> (Hex) | A.L. MNEMONIC |
| :--- | :--- | :--- |
| FE00 | 2FAO |  |
| FE02 | FEEO | XOP @ $>$ FEEO,14 |
| FE04 | - |  |
| - | $\cdot$ |  |
| - | $\cdot$ |  |
| FEE0 | 5445 |  |
| FEE2 | 5354 | BYTE 0 |

During the execution of this XOP, the character string 'TEST' is output on the terminal and control is then returned to the instruction at location FE04 16 . TEXT is an assembler directive to transcribe characters into ASCII code.

### 3.4 TIBUG ERROR MESSAGES

Several error messages have been included in the TIBUG monitor to alert the user to incorrect operation. In the event of an error, the word 'ERROR' is output followed by a single digit representing the error number.

Table 3-4 outlines the possible error conditions.

Table 3-4. TIBUG Error Messages

| ERROR | CONDITION |
| :---: | :---: |
| 0 |  |
| 1 | Invalid tag detected by the loader. |
| 2 | Checksum error detected by the loader. |
| 3 | Invalid termination character detected. |
| 4 | Null input field detected by the dump routine. |
| Invalid command entered. |  |

In the event of errors 0 or 1, the program load process is terminated. If the program is being input from a 733 ASR, possible causes of the errors are a faulty cassette tape or dirty read heads in the tape transport. If the terminal device is an ASR33, chad may be caught in a punched hole in the paper tape. In either case repeat the load procedure.

In the event of error 2 , the command is terminated. Reissue the command and parameters with a valid termination character.

Error 3 is the result of the user inputting a null field for either the start address, stop address, or the entry address to the dump routine. It also occurs if the ending address is less than the beginning address. The dump command is terminated. To correct the error, reissue the dump command and input all necessary parameters.

### 4.1 GENERAL

This section covers the instruction set used with the TM 990/101M including assembly language and machine language. This instruction set is compatible with other members of the 990 family.

Other topics include:

- Hardware and software registers (paragraphs 4.3 and 4.4).
- CRU addressing (paragraph 4.7)
- Interrupts (paragraph 4.10)

The TM $990 / 101 \mathrm{M}$ microcomputer is designed for use by a variety of users with varying technical backgrounds and available support equipment. Because a TM 990/101M user has the capability of writing his programs in machine language and entering them into memory using the TIBUG monitor, emphasis is on binary/hexadecimal representations of assembly language statements. The assembly language described herein can be assembled on a 990 family assembler. If an assembler is used, this section assumes that the user will be aware of all prerequisites for using the particular assembler.

It is also presumed that all users learning this instruction set have a working knowledge in:

- ASCII coded character set (described in Appendix C).
- Decimal/hexadecimal, binary number system (described in Appendix D).

Further information on the 990 assembly language is provided in the Model 990 Computer/TMS 9900 Microprocessor Assembly Language Programmer's Guide (P/N 943441-9701).

### 4.2 USER MEMORY

Figure 4-1 shows the user RAM space in memory available for execution of user programs. Note that the memory address value is the number of bytes beginning at 0000; thus, all word addresses are even values from 0000 to $\mathrm{FFFE}_{16}$.

Programs in EPROM's can be read by the processor and executed; however, EPROM memory cannot be modified (written to). Therefore, workspace register areas are in RAM where their values can be modified. Restart vectors and TIBUG workspaces utilize the last 40 words of RAM memory space as shown in Figure 4-1.
4.3 HARDWARE REGISTERS

The TM 990/101M uses three major hardware registers in executing the instruction set: Program Counter (PC), Workspace Pointer (WP), and Status Register (ST).

### 4.3.1 PROGRAM COUNTER (PC)

This register contains the memory address of the next instruction to be executed. After an instruction image is read in for interpretation by the processor, the PC is incremented by two so that it "points" to the next sequential memory word.

*EPROM pairs (e.g., U42, U44 and U43, U45) must be of the same type - both TMS 2708's or both TMS 2716's. The two EPROMpairs, main and expansion, may be of different type if the appropriate jumper settings are made. This situation means selecting the 2716 memory map jumper option.

Figure 4-1. Memory Map

### 4.3.2 WORKSPACE POINTER (WP)

This register contains the memory address of the register file currently being used by the program under execution. This workspace consists of 16 contiguous memory words designated registers 0 to 15. The WP points to register 0. Paragraph 4.4 explains a workspace in detail.
4.3.3 STATUS REGISTER (ST)

The Status Register contains relevant information on preceding instructions and current interrupt level. Included are:

- Results of logical and two's complement comparisons (many instructions automatically compare the results to zero).
- Carry and overflow.
- Odd parity found (byte instructions only).
- XOP being executed.
- Lowest priority interrupt level that will be currently recognized by the processor.

The Status Register is shown in Figure 4-2.


A0001421

## Figure 4-2. Status Register

### 4.3.3.1 Logical Greater Than

This bit contains the result of a comparison of words or bytes as unsigned binary numbers. Thus the most significant bit (MSB) does not indicate a positive or negative sign. The MSB of words being logically compared represents $2{ }^{15}(32,768)$, and the MSB of bytes being logically compared represents $2^{7}$ (128).
4.3.3.2 Arithmetic Greater Than

The arithmetic greater than bit contains the result of a comparison of words or bytes as two's complement numbers. In this comparison, the MSB of words or bytes being compared represents the sign of the number, zero for positive, or one for negative.

The equal bit is set when the words or bytes being compared are equal.

### 4.3.3.4 Carry

The carry bit is set by a carry out of the MSB of a word or byte (sign bit) during arithmetic operations. The carry bit is used by the shift operations to store the vail $\geqslant$ of the last bit shifted out of the workspace register being shifted.

### 4.3.3.5 Overfi Jw

The overfiow bit is set when the result of an arithmetic operation is too large or too small to be correctly represented in two's complement (arithmetic) representation. In adition operations, overflow is set when the MSB's of the operands are equal and the MSB of the result is not equal to the MSB of the destination operand. In subtraction operations, the overflow bit is set when the MSB's of the operands are not equal, and the MSB of the result is not equal to the MSB of the destination operand. For a divide operation, the overflow bit is set when the most significant sixteen bits of the dividend (a 32-bit vaiue) are greater than or equal to the divisor. For an arithmetic left shift, the overfiow bit is set if the MSB of the workspace register being shifted changes value. For the absolute value and negate instructions, the overflow bit is set when the source operand is the maximum negative vaiue, $8000_{16}$.
4.3.3.6 Odd Parity

The odd parity bit is set in byte operations when the parity of the result is odd, and is reset when the parity is even. The parity of a byte is odd when the number of bits having a value of one is odd; when the number of bits having a value of one is even, the parity of the byte is even.
4.3.3.7 Extended Operation

The extended operation bit of the Status Register is set to one when a software impiemented extended operation (XOP) is initiated.
4.3.3.8 Status Bit Summary

Table $4-1$ lists the instruction set and the status bits affected by each instruction.
4.4 SOFTWARE REGISTERS

Registers used by programs are contained in memory. This speeds up contextswitch time because the content of oniy one register (WP hardware register) needs to be saved instead of the entire register file. The WP, PC, and ST register contents are saved in a context switch.

A workspace is a contiguous 16 word area; its memory location can be designated by piacing a value in the WP register through software or a keyboard monitor command. A program can use one or several workspace areas, depending upon register requirements.

More than three-fourths of the instructions can address the workspace register file; ail shift instructions and most immediate operand instructions use workspace registers exclusively.

Figure 4-3 is an example of a workspace file in high-order memory (RAM). A workspace in ROM would be ineffective since it could not be written into. Note that severai registers are used by particular instructions.

| MNEMONIC | $L>$ | $A>$ | EO | C | OV | OP | X | MNEMONIC | $L>$ | A $>$ | EQ | C | ov | OP | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | X | $X$ | X | $\times$ | $x$ | -- | - | LDCR | $x$ | $x$ | $x$ | - | - | 1 | - |
| $A B$ | $x$ | x | $\times$ | $x$ | $x$ | X | - | LI | $\times$ | X | $\times$ | - | - | - | - |
| ABS | $x$ | X | x | $x$ | $x$ | - | - | LIMI | - | - | - | - | - | - | - |
| Al | $x$ | X | $x$ | X | X | - | - | LREX | - | - | - | - | - | - | - |
| ANDI | X | X | $\times$ | - | - | - | - | LWPI | - | - | - | - | -- | - | - |
| B | - | - | - | - | - | - | - | MOV | X | $x$ | $x$ | - | - | - | - |
| BL | - | - | - | - | - | - | - | MOVB | x | X | $x$ | - | - | $x$ | - |
| BLWP | - | - | - | - | - | - | - | MPY | - | - | - | - | - | - | - |
| C | $x$ | $x$ | $x$ | - | - | - | - | NEG | $x$ | $x$ | $x$ | $x$ | $\times$ | - | - |
| CB | $x$ | $x$ | $x$ | - | - | $x$ | - | ORI | $x$ | $x$ | $\times$ | - | - | - | - |
| Cl | $x$ | X | $\times$ | - | - | - | - | RSET | - | - | - | - | - | - | - |
| CLR | - | -- | - | - | - | - | - | RTWP | X | $x$ | $x$ | $x$ | X | $x$ | X |
| COC | -- | - | X | - | - | - | -- | S | X | $x$ | $x$ | x | X | - | - |
| CZC | - | - | X | - | - | - | - | SB | X | X | $x$ | X | $x$ | $x$ | - |
| DEC | $x$ | $x$ | $x$ | $x$ | $x$ | - | - | SBO | - | - | - | - | - | - | - |
| DECT | $\times$ | X | X | $\times$ | $x$ | - | - | SBZ | - | - | - | - | - | - | - |
| DIV | - | - | - | - | $x$ | - | - | SETO | - | - | - | - | - | - | - |
| IDLE | - | - | - | - | - | - | - | SLA | $x$ | $x$ | $x$ | $x$ | $x$ | - | - |
| INC | $x$ | $x$ | X | $x$ | X | - | - | SOC | $x$ | x | $x$ | - | - | - | - |
| INCT | X | $x$ | X | X | X | - | - | SOCB | X | $x$ | X | - | - | X | - |
| INV | $x$ | x | $x$ | - | - | - | - | SRA | $x$ | X | $x$ | $x$ | - | - | - |
| JEQ | - | - | - | - | -. | - | - | SRC | $x$ | $x$ | $x$ | $x$ | - | - | - |
| JGT | -- | - | - | - | - | - | - | SRL | $x$ | $x$ | $x$ | X | -- | - | - |
| JH | - | - | - | - | - | - | - | STCR | x | X | $x$ | - | - | 1 | - |
| JHE | - | - | - | - | - | - | - | STST | - | - | - | - | - | - | - |
| JL | - | - | - | - | - | - | - | STWP | - | -- | - | - | - | - | - |
| JLE | - | - | - | - | - | - | - | SWPB | - | - | - | - | - | - | - |
| JLT | - | - | - | - | - | - | - | SZC | $x$ | $x$ | $x$ | - | - | - | - |
| JMP | - | - | - | - | - | - | - | SZCB | $\times$ | X | $\times$ | - | - | X | - |
| JNC | - | - | - | - | - | - | - | TB | - | - | $x$ | - | - | $-$ | - |
| JNE | - | - | - | - | - | - | - | $\times$ | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| JNO | - | - | - | - | - | - | - | XOP | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| JOC | - | - | - | - | - | - | - | XOR | X | X | $\times$ | - | - | - | - |
| JOP | - | - | - | - | - | - | - |  |  |  |  |  |  |  |  |

NOTES

1. When an LDCR or STCR instruction transfers eight bits or less, the OP bit is set or reset as in byte instructions. Otherwise these instructions do not affect the OP bit.
2. The $X$ instruction does not affect any status bit; the instruction executed by the $X$ instruction sets status bits normally for that instruction. When an XOP instruction is implemented by software, the XOP bit is set, and the subroutine sets status bits normally.


Figure 4-3. Workspace Example
4.5 INSTRUCTION FORMATS AND ADDRESSING MODES

The instructions used by the TM $990 / 101 \mathrm{M}$ are contained in 16 -bit memory words and require one, two, or three words for full definition. The first word (or the single word) of an instruction will describe the purpose of the instruction while the succeeding one or two words will be numbers that are referenced by the initial instruction word. A word describing an instruction is interpreted by the Central Processing Unit (CPU) by decoding the various fields within the 16 bits. These fields are shown in Figure $4-4$ for the 9900 instruction set which is also categorized into nine instruction formats as shown in the figure.

In order to construct instructions in machine language, the programmer must have a knowledge of the fields and formats of the instructions. This knowledge is often very important in debugging operations because it allows the programmer to change bits within an instruction in order to solve an execution problem.

The fields within an instruction word contain the following information (see Figure 4-4):

- Op code which identifies the desired operation to be accomplished when this instruction is executed.


| OP CODE | OPERATION CODE |
| :---: | :--- |
|  | BYTE INDICATOR ( $1=$ BYTE $)$ |
| TD | DESTINATION ADDRESS TYPE* |
| DR | DESTINATION REGISTER |
| TS | SOURCE ADDRESS TYPE** |
| SR | SOURCE REGISTER |
| C | CRUTRANSFER COUNT OR SHIFT COUNT |
| R | REGISTER |
| N | NOT USED |


| ${ }^{*} T_{D} O R T_{S}$ | ADDRESS MODE TYPE |
| :---: | :---: |
| 00 | DIRECT REGISTER |
| 01 | INDIRECT REGISTER |
| 10 | $\left\{\begin{array}{l} \text { PROGRAM COUNTER RELATIVE, NOT INDEXED (SR OR DR }=0 \text { ) } \\ \text { PROGRAM COUNTER RELATIVE + INDEX REGISTER (SR OR DR>0) } \end{array}\right.$ |
| 11 | INDIRECT REGISTER, AUTOINCREMENT REGISTER |

[^0]Figure 4-4. TM 990/101M Instruction Formats

- B code which identifies whether the instruction will affect a full 16-bit word in memory or an 8-bit byte. A one indicates a byte will be addressed, while a zero indicates a word wi.ll be addressed.
- T fields identified by TD for the destination $T$ field and $T S$ for the source T field. The $T$ field is a two-bit code which identifies which of five different addressing modes will be used (direct register, indirect register, memory address, memory address indexed, and indirect register autoincremented). These modes are described in detail in paragraphs 4.5.1 through 4.5.5. The source $T$ field is the code for the source address and the destination $T$ field is the code for the destination address. As shown in Figure 4-4, only five instruction formats use a T field.
- Source and destination register fields which contain the number of the register affected ( 0 through 15).
- Displacement fields that contain a bias to be added to the program counter in program counter relative addressing. This form of addressing is further described in paragraph 4.5.7.
- Fields that sontain counts for indicating the number of bits that will be shifted in a shift instruction or the number of Communication Register Unit (CRU) bits that will be addressed in a CRU instruction.
4.5.1 DIRECT REGISTER ADDRESSING ( $\mathrm{T}=0 \mathrm{O}_{2}$ )

In direct register addressing, execution involves data contained within one of the 16 workspace registers. In the first example in Figure $4-5$, both the source and destination operands are registers as noted in the assembly language example at the top of the figure. Both T fields contain $\mathrm{OO}_{2}$ to denote direct register addressing and their associated register fields contain the binary value of the number of the register affected. The $110_{2}$ in the op code field identifies this instruction as a move instruction. Since the B field contains a zero, the data moved will be the full 16 bits of the register (a byte instruction addressing a register would address the left byte of the register). The instruction specifies moving the contents of register 1 to register 4 , thus changing the contents of register 4 to the same value as in register 1. Note that the assembly language statement is constructed so that the source register is the first item in the operand while the destination register is the second item in the operand. This order is reversed in the machine language construction with the destination register and its T field first and the source register and its T field second.

### 4.5.2 INDIRECT REGISTER ADDRESSING ( $\mathrm{T}=01_{2}$ )

In indirect register addressing, the register does not contain the data to be affected by the instruction; instead, the register contains the address within memory of where that data is stored. For example, the instruction in Figure $4-6$ specifies to move the contents of register 1 to the address which is contained in register 4 (indirect register 4). Instead of moving the value in register 1 to register 4 as was the case in Figure 4-5, the CPU must first read in the 16 -bit value in register 4 and use that value as a memory address at which location the contents of register 1 will be stored. In the example, register 4 contains the value $F D 00_{16}$. This instruction stores the value in register 1 into memory address (M.A.) $\mathrm{FDOO}_{16}$.
Indirect register addressing is specified in assembly language source code by preceding the register number with an asterisk (*). For example, A * ${ }^{*} 1,{ }^{*}$ R2 means to add the contents of the memory address in register 1 to the contents of the memory ( address in register 2, leaving the sum in the memory address contained in register 2.

In direct register addressing, the contents of a register are addressed. In indirect register addressing, the CPU goes to the register to find out what memory location to address. This form of addressing is especially suited for repeating an instruction while accessing successive memory addresses. For example, if you wished to add a series of numbers in 100 consecutive memory locations, you could place the address of the first number in a register, and execute an add indirect through that register, causing the contents of the first memory address (source operand) to be added to another register or memory address (destination operand). Then you could increment the contents of the register containing the address of the number, loop back to the add instruction, and repeat the add, only this time you will be adding the contents of the next memory address to the accumulator (destination operand). This way a whole string of data can be summed using a minimum of instructions. Of course, you would have to include control instructions that would signal when the entire list of 100 addresses have been added, but there are obvious advantages in speed of operation, better utilization of memory space, and ease in programming.

EXAMPLE 1


EXAMPLE 2
ASSEMBLY LANGUAGE:
A R4,R10 ADD THE CONTENTS OF R4 (SOURCE) AND R10 (DESTINATION)

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| OP CODE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

$>$ A284

101424

Figure 4-5. Direct Register Addressing Example
machine language:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | > 501 |
|  | COD |  | B |  |  |  |  |  |  |  |  |  |  |  |  |  |



Figure 4-6. Indirect Register Addressing Example

ASSEMBLY LANGUAGE:
MOV R1.*R4+ MOVE THE CONTENTS OF RI TO ADDRESS CONTAINED IN R4, INCREMENT ADDRESS BY 2

MACHINE LANGUAGE:


BEFORE AFTER


A0001427

Figure 4-7: Indirect Register Autoincrement Addressing Example

### 4.5.3 INDIRECT REGISTER AUTOINCREMENT ADDRESSING ( $\mathrm{T}=11_{2}$ )

Indirect register autoincrement addressing is the same as indirect register addressing (paragraph 4.5.2) except for an additional feature - automatic incrementation of the register. This saves the requirement of adding an increment (by one or two) instruction to increment the register being used in the indirect mode. The increment will be a value of one for byte instructions (e.g., add byte or $A B$ ) or a value of two for full word instructions (e.g., add word or A)

In assembly language, the register number is preceded by an asterisk (*) and followed by a plus sign (+) as shown in Figure 4-7. Note in the figure that the contents of register 4 was incremented by two since the instruction was a move word (vs. byte) instruction. If the example used a move byte instruction, the contents of the register would be incremented by one so that successive bytes would be addressed (the 16-bit word addresses in memory are always even numbers or multiples of two since each contains two bytes). Bytes are also addressed by various instructions of the 990 instruction set.

Note that only a register can contain the indirect address.
4.5.4 SYMBOLIC MEMORY ADDRESSING, NOT INDEXED ( $\mathrm{T}=10_{2}$ )

This mode does not use a register as an address or as a container of an address. Instead, the address is a 16 -bit value stored in the second or third word of the instruction. The SR or $D R$ fields will be all zeroes as shown for the destination register field in the first example of Figure $4-8$. When the $T$ field contains $10_{2}$. the CPU retrieves the contents of the next memory location and uses these contents as the effective address. In assembly language, a symbolic address is preceded by an at sign (@) to differentiate a numerical memory address from a register number. All alphanumeric labels must be preceded by an e sign; numerical values preceded by an e sign will be assembled as an absolute address (the TM 990/402 Line-By-Line Assembler does not recognize alphanumeric symbols but does recognize absolute memory addresses).

In the second example in Figure 4-8, both the source and destination operands are symbolic memory addresses. In this case, the source address is the first word following the instruction and the destination is the second word following the instruction in machine language.
4.5.5 SYMBOLIC MEMORY ADDRESSING, INDEXED ( $\mathrm{T}=1 \mathrm{H}_{2}$ )

Note that the $T$ field for indexed as well as non-indexed symbolic addressing is the same ( $10_{2}$ ). In order to differentiate between the two different modes, the associated SR or DR field is interrogated; if this field is all zeroes ( $000 \mathrm{O}_{2}$ ), non-indexed addressing is specified; if the SR or DR field is greater than zero, indexing is specified and the non-zero value is the index register number. As a result, register 0 cannot be used as an index register.

In assembly language, the symbolic address is followed by the number of the index register in parentheses. In the example in Figure 4-9, the source operand is non-indexed symbolic memory addressing while the destination operand is indexed symbolic memory addressing. In this case, the destination effective address is the sum of the FF02 16 value in the source memory address word plus the value in the index register ( $0004_{16}$ ). The effective address in this case is FF06 16 as shown by the addition in the left part of the figure.

Note that only symbolic addressing can be indexed.

EXAMPLE 1

ASSEMBLY LANGUAGE
MOV R1,@ $>F F 00$ MOVE THE CONTENTS OF RI TO ADDRESS $>F F 00$
note
The $>$ sign indicates hexidecimal representation.

MACHINE LANGUAGE:
OP CODE B $\quad T_{D} \quad$ DR $\quad$ TS

1st WORD 2nd WORD

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | .15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $>$ C801 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

M.A.


EXAMPLE 2

ASSEMBLY LANGUAGE:
MOV @ $>$ FFOA@ $@$ FF08 MOVE THE CONTENTS OF $>F F O A T O>F F 08$

MACHINE LANGUAGE:

| OP CODE | B | $T_{D}$ | DR | TS |
| :--- | :--- | :--- | :--- | :--- | :--- |

1st WORD
2nd WORD
3rd WORD

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |


|  | BEFORE | AFTER |
| :---: | :---: | :---: |
| M.A. |  |  |
| FF08 | FFFF | 0000 |
| FFOA | 0000 | 0000 |

A0001428

Figure 4-8. Direct Memory Addressing Example

MACHINE LANGUAGE:

| OP CODE |  |  |  | TD |  | DR |  |  |  | ${ }^{T} \mathbf{S}$ |  | SR |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

$>$ C860
>FFOO (SOURCE)
>FFO2 '(DESTINATION)

|  |  |  | BEFORE | AFTER |
| :---: | :---: | :---: | :---: | :---: |
|  | M.A. |  |  |  |
|  |  | R0 |  |  |
|  |  | R1 | 0004 | 0004 |
|  |  | R2 |  |  |
| >FF02 (D) |  |  |  |  |
| $\underline{+} 0004(\mathrm{R} 1$ | FF00 |  | FFEE | FFEE |
| FF06 | FF02 |  | 0000 | 0000 |
|  | FF04 |  | 0000 | 0000 |
|  | FF06 |  | 0000 | FFEE |
| 2001429 |  |  |  |  |

2001429
Figure 4-9. Direct Memory Addressing, Indexed Example

### 4.5.6 IMMEDIATE ADDRESSING

This mode allows an absolute value to be specified as an operand; this value is used in connection with a register contents or is loaded into the WP or the Status Register interrupt mask. Examples are shown below:

| LI | R2,100 | LOAD 100 INTO REGISTER 2 |
| :--- | :--- | :--- |
| Cl | R8, $>100$ | COMPARE R8 CONTENTS TO $>100$, RESULTS IN ST |
| LWPI | $>3 \mathrm{CO}$ | SET WP TO MA $>3 \mathrm{COO}$ |

4.5.7 PROGRAM COUNTER RELATIVE ADDRESSING

This mode allows a change in Program Counter contents, either an unconditional change or a change conditional on Status Register contents. Examples are shown below:

| JMP | $\$+6$ | JUMP TO LOCATION, 6 BYTES FORWARD |
| :--- | :--- | :--- |
| JMP | THERE | JUMP TO LOCATION LABELLED THERE |
| JEQ | $\$+4$ | IF ST EQ BIT $=1$, JUMP 4 BYTES (MA + 4) |
| JMP | $>3 E 26$ | JUMP TO M.A. $>\mathbf{3 E 2 6}$ (LINE-BY-LINE ASSEMBLER ONLY) |

The dollar symbol ( $\$$ ) means "from this address"; thus, $\$+6$ means "this address plus 6 bytes."
4.6 INSTRUCTIONS

Table 4-2 lists terms used in describing the instructions of the TM 990/101M. Table $4-3$ is an alphabetical list of instructions. Table $4-4$ is a numerical list o instructions by op code. Examples are shown in both assembly language (A.L.) and machine language (M.L.). The greater-than sign ( $>$ ) indicates hexadecimal.

Table 4-2. Instruction Description Terms

| TERM | DEFINITION |
| :---: | :---: |
| B | Byte indicator (1 = byte, 0 = word) |
| C | Bit count |
| DR | Destination address register |
| DA | Destination address |
| IOP | Immediate operand |
| LSB ( n ) | Least significant (right most) bit of ( n ) |
| M.A. | Memory Address |
| MSB(n) | Most significant (left most) bit of ( n ) |
| N | Don't care |
| PC | Program counter |
| Result | Result of operation performed by instruction |
| SR | Source address register |
| SA | Source address |
| ST | Status register |
| STn | Bit $n$ of status register |
| ${ }_{T}{ }_{\text {D }}$ | Destination address modifier |
| ${ }^{T} \mathrm{~S}$ | Source address modifier |
| WR or R | Workspace register |
| WRn or Rn | Workspace register $n$ |
| ( n ) | Contents of $n$ |
| $a \rightarrow b$ | $a$ is transferred to $b$ |
| (a) $\rightarrow$ b | Contents of a is transferred to be |
| [ n ] | Absolute value of $n$ |
| + | Arithmetic addition |
| - | Arithmetic subtraction |
| AND | Logical AND |
| OR | Logical OR |
| $\oplus$ | Logical exclusive OR |
| $\stackrel{\square}{7}$ | Logical complement of $n$ Hexadecimal value |


| ASSEMBLY LANGUAGE MNEMONIC | MACHINE LANGUAGE OP CODE | FORMAT | STATUS REG. BITS AFFECTED | RESULT COMPARED TO ZERO | INSTRUCTION | PARAGRAPH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | A000 | 1 | 0.4 | x | Add (word) | 4.6 .1 |
| AB | B000 | 1 | 0.5 | X | Add (byte) | 4.6 .1 |
| ABS | 0740 | 6 | $0-2$ | $\mathbf{x}$ | Absolute Value | 4.6 .6 |
| Al | 0220 | 8 | 0-4 | $\mathbf{x}$ | Add Immediate | 4.6 .8 |
| ANDI | 0240 | 8 | 0-2 | $\mathbf{x}$ | AND Immediate | 4.6 .8 |
| B | 0440 | 6 | - |  | Branch | 4.6 .6 |
| BL | 0680 | 6 | - |  | Branch and Link (R11) | 4.6 .6 |
| BLWP | 0400 | 6 | - |  | Branch: New Workspace Pointer | 4.6 .6 |
| C | 8000 | 1 | 0-2 |  | Compare (word) | 4.6 .1 |
| CB | 9000 | 1 | 0-2,5 |  | Compare (byte) | 4.6 .1 |
| CI | 0280 | 8 | $0-2$ |  | Compare Immediate | 4.6 .8 |
| CKOF | 03C0 | 7 | - |  | User Defined | 4.6 .7 |
| CKON | 03A0 | 7 | - |  | User Defined | 4.6 .7 |
| CLR | 04C0 | 6 | - |  | Clear Operand | 4.6 .6 |
| COC | 2000 | 3 | 2 |  | Compare Ones Corresponding | 4.6 .3 |
| czC | 2400 | 3 | 2 |  | Compare Zeroes Corresponding | 4.6 .3 |
| DEC | 0600 | 6 | 0-4 | X | Decrement (by one) | 4.6.6 |
| DECT | 0640 | 6 | 0-4 | $\mathbf{X}$ | Decrement (by twol | 4.6 .6 |
| DIV | 3 COO | 9 | 4 |  | Divide | 4.6 .3 |
| IDLE | 0340 | 7 | - |  | Computer Idle | 4.6 .7 |
| INC | 0580 | 6 | 0.4 | $\mathbf{x}$ | Increment (by one) | 4.6 .6 |
| INCT | 05 CO | 6 | 0-4 | $\mathbf{x}$ | Increment (by two) | 4.6 .6 |
| INV | 0540 | 6 | $0-2$ | $\mathbf{X}$ | Invert (One's Complement) | 4.6 .6 |
| JEQ | 1300 | 2 | - |  | Jump Equal (ST2-1) | 4.6 .2 |
| JGT | 1500 | 2 | - |  | Jump Greater Than (ST1=1), Arithmetic | 4.6 .2 |
| JH | 1800 | 2 | - |  | Jump High (ST0=1 and ST2=0), Logical | 4.6 .2 |
| JHE | 1400 | 2 | - |  | Jump High or Equal (STO or ST2=1), Logical | 4.6 .2 |
| JL | 1 A00 | 2 | - |  | Jump Low (STO and ST2=0), Logical | 4.6 .2 |
| JLE | 1200 | 2 | - |  | Jump Low or Equal (ST0=0 or ST2=1), Logical | 4.6 .2 |
| JLT | 1100 | 2 | - |  | Jump Less Than (ST1 and ST2=0), Arithmetic | 4.6 .2 |
| JMP | 1000 | 2 | - |  | Jump Unconditional | 4.6 .2 |
| JNC | 1700 | 2 | - |  | Jump No Carry (ST3-0) | 4.6 .2 |
| JNE | 1600 | 2 | - |  | Jump Not Equal (ST2=0) | 4.6 .2 |
| JNO | 1900 | 2 | - |  | Jump No Overflow (ST4=0) | 4.6 .2 |
| JOC | 1800 | 2 | - |  | Jump On Carry (ST3=1) | 4.6 .2 |


| ASSEMBLY LANGUAGE MNEMONIC | $\begin{aligned} & \text { MACHINE } \\ & \text { LANGUAGE } \\ & \text { OP CODE } \end{aligned}$ | FORMAT | STATUS REG. BITS AFFECTED | $\begin{aligned} & \text { RESULT } \\ & \text { COMPARED } \\ & \text { TO ZERO } \end{aligned}$ | INSTRUCTION | PARAGRAPH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JOP | 1 COO | 2 | - |  | Jump Odd Parity (ST5 1) | 4.6 .2 |
| LDCR | 3000 | 4 | 0-2,5 | $x$ | Load CRU | 4.6 .4 |
| LI | 0200 | 8 | - | x | Load Immediate | 4.6 .8 |
| LIMI | 0300 | 8 | 12-15 |  | Load Interrupt Mask Immediate | 4.6 .8 |
| LREX | 03E0 | 7 | 12-15 |  | Load and Execute | 4.6 .7 |
| LWPI | O2E0 | 8 | - |  | Load Immediate to Workspace Pointer | 4.6 .8 |
| MOV | C000 | 1 | 0-2 | $x$ | Move (word) | 4.6 .1 |
| MOVB | D000 | 1 | 0-2,5 | X | Move (byte) | 4.6 .1 |
| MPY | 3800 | 9 | - |  | Multiply | 4.6 .3 |
| NEG | 0500 | 6 | 0-2 | $x$ | Negate (Two's Complement) | 4.6 .6 |
| ORI | 0260 | 8 | 0-2 | X | OR Immediate | 4.6 .8 |
| RSET | 0360 | 7 | 12-15 |  | Reset AU | 4.6 .7 |
| RTWP | 0380 | 7 | $0-15$ |  | Return from Context Switch | 4.6 .7 |
| S | 6000 | 1 | 0.4 | $x$ | Subtract (word) | 4.6 .1 |
| SB | 7000 | 1 | 0-5 | $\times$ | Subtract (byte) | 4.6 .1 |
| SBO | 1 D00 | 2 | - |  | Set CRU Bit to One | 4.6 .2 |
| SBZ | 1 E00 | 2 | - |  | Set CRU Bit to Zero | 4.6 .2 |
| SETO | 0700 | 6 | - |  | Set Ones | 4.6 .6 |
| SLA | OA00 | 5 | 0-4 | $x$ | Shift Left Arithmetic | 4.6 .5 |
| SOC | E000 | 1 | $0-2$ | $x$ | Set Ones Corresponding (word) | 4.6 .1 |
| SOCB | F000 | 1 | 0-2,5 | $x$ | Set Ones Corresponding (byte) | 4.6 .1 |
| SRA | 0800 | 5 | 0-3 | $x$ | Shift Right (sign extended) | 4.6 .5 |
| SRC | OBOO | 5 | 0-3 | $x$ | Shift Right Circular | 4.6 .5 |
| SRL | 0900 | 5 | 0-3 | $x$ | Shift Right Logical | 4.6 .5 |
| STCR | 3400 | 4 | 0-2,5 | X | Store From CRU | 4.6 .4 |
| STST | 02C0 | 8 | - |  | Store Status Register | 4.6 .8 |
| STWP | 0240 | 8 | - |  | Store Workspace Pointer | 4.6 .8 |
| SWPB | 06C0 | 6 | - |  | Swap Bytes | 4.6 .6 |
| SZC | 4000 | 1 | 0-2 | X | Set Zeroes Corresponding (word) | 4.6 .1 |
| SZCB | 5000 | 1 | 0-2,5 | X | Set Zeroes Corresponding (byte) | 4.6. 1 |
| TB | 1 F00 | 2 | 2 |  | Test CRU Bit | 4.6 .2 |
| $\times$ | 0480 | 6 | - |  | Execute | 4.6 .6 |
| $\times{ }^{1}$ | 2C00 | 9 | 6 |  | Extended Operation | 4.6 .9 |
| XOR | 2800 | 3 | 0.2 | X | Exclusive OR | 4.6 .3 |


| MACHINE <br> LANGUAGE OP CODE (HEXADECIMAL) | ASSEMBLY LANGUAGE MNEMONIC | INSTRUCTION | FORMAT | STATUS BITS <br> AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
| 0200 | LI | Load Immediate | 8 | 0-2 |
| 0220 | Al | Add Immediate | 8 | 0-4 |
| 0240 | ANDI | And Immediate | 8 | 0-2 |
| 0260 | ORI | Or Immediate | 8 | 0-2 |
| 0280 | Cl | Compare Immediate | 8 | 0-2 |
| 02A0 | STWP | Store WP | 8 | - |
| 02C0 | STST | Store ST | 8 | - |
| 02E0 | LWPI | Load WP Immediate | 8 | - |
| 0300 | LIMI | Load Int. Mask | 8 | 12.15 |
| 0340 | IDLE | Idie | 7 | - |
| 0360 | RSET | Reset AU | 7 | 12-15 |
| 0380 | RTWP | Return from Context Sw. | 7 | 0-15 |
| 03A0 | CKON | User Defined | 7 | - |
| 03CO | CKOF | User Defined | 7 | - |
| 03E0 | LREX | Load \& Execute | 7 | - |
| 0400 | BLWP | Branch; New WP | 6 | - |
| 0440 | B | Branch | 6 | - |
| 0480 | X | Execute | 6 | - |
| 04C0 | CLR | Clear to Zeroes | 6 | - |
| 0500 | NEG | Negate to Ones | 6 | $0-2$ |
| 0540 | INV | Invert | 6 | $0-2$ |
| 0580 | INC | Increment by 1 | 6 | 0-4 |
| 05C0 | INCT | Increment by 2 | 6 | $0-4$ |
| 0600 | DEC | Decrement by 1 | 6 | $0-4$ |
| 0640 | DECT | Decrement by 2 | 6 | 0-4 |
| 0680 | BL | Branch and Link | 6 | - |
| 06 CO | SWPB | Swap Bytes | 6 | - |
| 0700 | SETO | Set to Ones | 6 | - |
| 0740 | ABS | Absolute Value | 6 | 0-2 |
| 0800 | SRA | Shift Right Arithmetic | 5 | 0.3 |
| 0900 | SRL | Shift Right Logical | 5 | 0-3 |
| 0 AOO | SLA | Shift Left Arithmetic | 5 | 0-4 |
| OBOO | SRC | Shift Right Circular | 5 | 0-3 |
| 1000 | JMP | Unconditional Jump | 2 | - |
| 1100 | JLT | Jump on Less Than | 2 | - |
| 1200 | JLE | Jump on Less Than or Equal | 2 | - |
| 1300 | JEO | Jump on Equal | 2 | - |
| 1400 | JHE | Jump on High or Equal | 2 | - |
| 1500 | JGT | Jump on Greater Than | 2 | - |
| 1600 | JNE | Jump on Not Equal | 2 | - |
| 1700 | JNC | Jump on No Carry | 2 | - |
| 1800 | JOC | Jump on Carry | 2 | - |
| 1900 | JNO | Jump on No Overflow | 2 | - |
| 1 A00 | JL | Jump on Low | 2 | - |
| $1 \mathrm{B00}$ | JH | Jump on High | 2 | - |
| 1C00 | JOP | Jump on Odd Parity | 2 | - |
| 1000 | SBO | Set CRU Bits to Ones | 2 | - |
| 1 E00 | SBZ | Set CRU Bits to Zeroes | 2 | - |
| 1 F00 | TB | Test CRU Bit | 2 | 2 |
| 2000 | COC | Compare Ones Corresponding | 3 | 2 |

Table 4-4. Instruction Set, Numerical Index (Concluded)

| MACHINE LANGUAGE OP CODE (HEXADECIMAL | ASSEMBLY LANGUAGE MNEMONIC | INSTRUCTION | FORMAT | STATUS BITS <br> AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
| 2400 | CZC | Compare Zeroes Corresponding | 3 | 2 |
| 2800 | XOR | Exclusive Or | 3 | 0.2 |
| $2 \mathrm{C00}$ | XOP | Extended Operation | 9 | 6 |
| 3000 | LDCR | Load CRU | 4 | 0.2,5 |
| 3400 | STCR | Store CRU | 4 | 0-2,5 |
| 3800 | MPY | Multiply | 9 | - |
| 3 COO | DIV | Divide | 9 | 4 |
| 4000 | SZC | Set Zeroes Corresponding (Word) | 1 | 0-2 |
| 5000 | SZCB | Set Zeroes Corresponding (Byte) | 1 | 0-2,5 |
| 6000 | S | Subtract Word | 1 | 0-4 |
| 7000 | SB | Subtract Byte | 1 | 0-5 |
| 8000 | C | Compare Word | 1 | $0-2$ |
| 9000 | CB | Compare Byte | 1 | 0-2,5 |
| A000 | A | Add Word | 1 | 0.4 |
| B000 | $A B$ | Add Byte | 1 | 0-5 |
| C000 | MOV | Move Word | 1 | 0.2 |
| D000 | MOVB | Move Byte | 1 | 0-2,5 |
| E000 | SOC | Set Ones Corresponding (Word) | 1 | 0-2 |
| F000 | SOCB | Set Ones Corresponding (Byte) | 1 | 0-2,5 |

### 4.6.1 FORMAT 1 INSTRUCTIONS

These are dual operand instructions with multiple addressing modes for source and destination operands.

GENERAL FORMAT:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 13 | 14 | 15 |  |  |  |  |  |  |  |  |  |
| $O P C O D E$ | $B$ | $T_{D}$ |  | $D R$ | $T_{S}$ |  | $S R$ |  |  |  |  |  |

If $B=1$, the operands are bytes and the operand addresses are byte addresses. If $B=$ 0 , the operands are words and the operand addresses are word addresses.

| MNEMONIC | OP CODE | B | MEANING | RESULT COMPARED TO 0 |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012 | 3 |  |  | BITS <br> AFFECTED |  |
| A | 1001 | 0 | Adei | Yes | 0.4 | $(S A)+(D A) \cdots(D)$ |
| $A B$ | 101 | 1 | Add toytes | Yes | 0.5 | $(S A)+(D A) \cdots(D A)$ |
| C | 100 | 0 | Compare | No | 0-2 | Compare (SA) to (DA) and set appropriate status bits |
| $C B$ | 100 | 1 | Compare bytes | No | 0-2.5 | Compare (SA) in (DA) and set appropriate status bits |
| MOV | 110 | 0 | Move | Yes | 0-2 | $(S A) \rightarrow(D A)$ |
| MOVB | 110 | 1 | Move bytes | Yes | $0-2,5$ | $(S A) \rightarrow(D A)$ |
| S | $0 \quad 1$ | 0 | Subtract | Yes | $0.4$ | $(D A)-(S A) \rightarrow(D A)$ |
| SB | 011 | 1 | Subtract bytes | Yes | 0.5 | $(D A)-(S A) \rightarrow(D A)$ |
| SOC | 111 | 0 | Set ones corresponding | Yes | 0-2 | $(D A) O R(S A) \rightarrow(D A)$ |
| SOCB | 111 | 1 | Set ones corresponding bytes | Yes | 0-2,5 | (DA) OR (SA) - (DA) |
| SZC | 010 | 0 | Set zeroes corresponding | Yes | 0-2 | $(\mathrm{DA}) \mathrm{AND}(\overline{S A}) \rightarrow(D A)$ |
| SZCB | 010 | 1 | Set zeroes corresponding bytes | Yes | 0-2.5 | $(D A) A N D(\overline{S A}) \rightarrow(D A)$ |

EXAMPLES
(1) ASSEMBLY LANGUAGE:

A @ $>100, R 2$ ADD CONTENTS OF MA $>100 \& R 2$, SUM IN R2
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

AOAO
0100
(2) ASSEMBLY LANGUAGE:

CB R1,R2 COMPARE BYTE R1 TO R2, SET ST

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

$>9081$

NOTE
In byte instruction designating a register, the left byte is used. In the above example, the left byte ( 8 MSB 's) of R1 is compared to the left byte of R2. and the ST set to the results.

### 4.6.2 FORMAT 2 INSTRUCTIONS

### 4.6.2.1 Jump Instructions

Jump instructions cause the PC to be loaded with the value (PC+2 (signec displacement)) if bits of the Status Register are at specified values. Otherwise, no operation occurs and the next instruction is executed since the PC was incremented by two and now points to the next instruction. The signed displacement field is a word (not byte) count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words ( -256 to 254 bytes) from the memory address following the jump instruction. No ST bits are affected by a jump instruction.

GENERAL FORMAT:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | OP CODE |  |  |  |  |  | SIGNED DISPLACEMENT (WORDS) |  |  |  |  |  |  |  |


| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | ST CONDITION TO CHANGE PC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 |  | 4 | 5 | 6 | 7 |  |  |
| JEQ | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | Jump equal | $S T 2=1$ |
| $J G T$ | 0 | 0 | 0 |  |  | 1 | 0 | 1 | Jump greater than | ST1 $=1$ |
| JH | 0 | 0 | 0 |  | 1 | 0 | 1 | 1 | Jump high | STO $=1$ and ST2 $=0$ |
| JHE | 0 | 0 | 0 |  | 0 | 1 | 0 | 0 | Jump high or equal | STO $=1$ or ST2 $=1$ |
| JL | 0 | 0 | 0 |  |  | 0 | 1 | 0 | Jump low | STO $=0$ and ST2 $=0$ |
| JLE | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | Jump low or equal | ST0 $=0$ or ST2 $=1$ |
| JLT | 0 | 0 | 0 |  |  | 0 | 0 | 1 | Jump less than | $\mathrm{ST} 1=0$ and $\mathrm{ST} 2=0$ |
| JMP | 0 | 0 | 0 |  |  | 0 | 0 | 0 | Jump unconditional | unconditional |
| JNC | 0 | 0 | 0 |  | 0 | 1 | 1 | 1 | Jump no carry | $S T 3=0$ |
| JNE | 0 | 0 | 0 |  | 0 | 1 | 1 | 0 | Jump not equal | $\mathrm{ST} 2=0$ |
| JNO | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | Jump no overflow | ST4 $=0$ |
| JOC | 0 | 0 | 0 |  |  | 0 | 0 | 0 | Jump on carry | ST3 $=1$ |
| JOP | 0 | 0 | 0 |  |  | 1 | 0 | 0 | Jump odd parity | ST5 $=1$ |

In assembly language, $\$$ in the operand indicates "at this instruction". Essentially JMP $\$$ causes an unconditional loop to the same instruction location, and JMP $\$+2$ is essentially a no-op ( $\$+2$ means "here plus two bytes"). Note that the number following the $\$$ is a byte count while displacement in machine language is in words.

EXAMPLES
(1) ASSEMBLY LANGUAGE:

JEQ $S+4$ IF EQ BIT SET, SKIP 1 INSTRUCTION

MACHINE LANGUAGE:


The above instruction continues execution 4 bytes ( 2 words) from the instruction location or, in other words, two bytes (one word) from the Program Counter value (incremented by 2 and now pointing to next instruction while JEQ executes). Thus, the signed displacement of 1 word (2 bytes) is the value to be added to the PC.
(2) ASSEMBLY LANGUAGE:

JMP $\$$ REMAIN AT THIS LOCATION

MACHINE LANGUAGE:
$\left.\begin{array}{llllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\ \hline 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}\right]>10 F F$

This causes an unconditional loop back to one word less than the Program Counter value ( $\mathrm{PC}+\mathrm{FF}=\mathrm{PC}-1$ word). The Status Register is not checked. A JMP $\$+2$ means "go to the next instruction" and has a displacement of zero (a no-op). No-ops can substitute for deleted code or can be used for timing purposes.

### 4.6.2.2 CRU Single-Bit Instructions

These instructions test or set values at the Communications Register Unit (CRU). The CRU bit is selected by the CRU address in bits 3 to 14 of register 12 plus the signed displacement value. The selected bit is set to a one or zero, or it is tested and the bit value placed in equal bit (2) of the Status Register. The signed displacement has a value of -128 to 127 . NOTE

CRU addressing is discussed in detail in paragraph 5.5. CRU multibit instructions are defined in paragraph 4.6.4.


| MNEMONIC | OP CODE |  |  |  |  |  |  | MEANING | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 |  | 4 | 5 | 6 | 7 |  | BITS <br> AFFECTED |  |
| SBO | 0 | 0 | 1 | 1 | 1 | 0 | 1 | Set bit to one | - | Set the selected CRU output bit to 1 |
| SEZ | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Set bit to zero | - | Set the selected CRU output bit to 0 |
| TB | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Test bit | 2 | If the selected CHU input bit - 1 , set ST2. |

## EXAMPLE

R12, BITS 3 TO $14=>100$
ASSEMBLY LANGUAGE:
SBO 4 SET CRU ADDRESS >104 TO ONE

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

### 4.6.3 FORMAT 3/9 INSTRUCTIONS

These are dual operand instructions with multiple addressing modes for the source operand, and workspace register addressing for the destination. The MPY and DIV instructions are termed format 9 but both use the same format as format 3. The XOP instruction is covered in paragraph 4.6.9.


| MNEMONIC | $\frac{\text { OP CODE }}{012345}$ | MEANING | $\begin{gathered} \text { RESULT } \\ \text { COMPARED } \\ \text { TO } 0 \end{gathered}$ | $\begin{aligned} & \text { STATUS } \\ & \text { BITS } \\ & \text { AFFECTED } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COC | 001000 | Compare ones corresponding | No. | 2 | Test (DR) to determine if 1 's are in each bit position where 1 's are in (SA). If so, set ST2. |
| CZC | 001001 | Compare zeros corresponding | No | 2 | Test (DR) to determine if 0 's are in each bit position where 1's are in (SA). If so. set ST2. |
| XOR | 001010 | Exclusive OR | Yes | 0.2 | $(\mathrm{DR}) \oplus(\mathrm{SA}) \rightarrow(\mathrm{DR})$ |
| MPY | 001110 | Multiply | No |  | Multiply unsigned (DR) by unsigned (SA) and place unsigned 32 -bit product in DR (most significant) and DR +1 (least significant). If WR15 is DR, the next word in memory after WR15 will be used for the least significant half of the product. |
| DIV | 001111 | Divide | No | 4 | If unsigned (SA) is less than or equal to unsigned (DR), perform no operation and set ST4. Otherwise divide unsigned (DR) and (DR) by unsigned (SA). Quotient $\rightarrow$ (DR), remainder $\rightarrow$ (DR +1 ). If DR 15, the next word in memory after WR15 will be used for the remainder. |
| Exclusive OR Logic $\quad \begin{aligned} & 1 \oplus 0=1 \\ & 0 \oplus 0 \\ & \\ & \\ & 1 \oplus 1\end{aligned}$ |  |  |  |  |  |

## EXAMPLES

(1) ASSEMBLY LANGUAGE:

MPY R2,R3 MULTIPLY CONTENTS OF R2 AND R3, RESULT IN R3 AND R4 MACHINE LANGUAGE.

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |


|  | BEFORE | AFTER |  |
| :---: | :---: | :---: | :---: |
| R2 | 0002 | 0002 |  |
| R3 | 0003 | 0000 | 32-BIT |
| R4 | $N$ | 0006 | RESULT |

The destination operand is always a register, and the values multiplied are 16-bits, unsigned. The 32 -bit result is placed in the destination register and destination register +1 , zero filled on the left.
(2) ASSEMBLY LANGUAGE:

DIV @ $>$ FE00,R5 DIVIDE CONTENTS OF R5 AND R6 BY VALUE AT M.A. $>$ FE00

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>3060$
$>$ FEOO


The unsigned 32 -bit value in the destination register and destination register +1 is divided by the source operand value. The result is placed in the destination register. The remaindewr is placed in the destination register +1 .
(3)

ASSEMBLY LANGUAGE:
COC R10,R11 ONES IN R10 ALSO IN R11?
machine language:


Locate all binary ones in the source operand. If the destination operand also has ones in these positions, set the equal flag in the Status Register; otherwise, reset this flag. The following sets the equal flag:

>AAOC
>EFCD
Set EQ bit in Status Register to 1.

### 4.6.4 FORMAT 4 (CRU MULTIBIT) INSTRUCTIONS



The C field specifies the number of bits to be transferred. If $C=0,16$ bits will be transferred. The CRU base register (WR 12, bits 3 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR 12 are not affected. Ts and SR provide multiple mode addressing capability for the source operand. If 8 or fewer bits are transferred ( $C=1$ through 8), the source address is a byte address. If 9 or more bits are transferred ( $C=0,9$ through 15), the source address is a word (even number) address. If the source is addressed in the workspace register indirect autoincrement mode, the workspace register is incremented by 1 if $C=1$ through 8 , and is incremented by 2 otherwise.

NOTE
CRU addressing is discussed in detail in paragraph 5.5. CRU single bit instructions are defined in paragraph 4.6.2.2.

| MNEMONIC | OP CODE | MEANING | RESULT | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345 |  | $\text { TO } 0$ | BITS <br> AFFECTED |  |
| LDCR | 0001100 | Load communcation register | Yes | $0.2 .5^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU. |
| STCR | 0001101 | Store communcation register | Yes | 0-2, ${ }^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0 . |

${ }^{\dagger}$ S.T5 is affected onlv if $1 \leqslant C \leqslant 8$.

EXAMPLE

ASSEMBLY LANGUAGE:
LDCR @ $>$ FEOO,8 LOAD 8 BITS ON CRU FROM M.A. $>$ FEOO
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>3220$
>FEOO

NOTE
CRU addressing is discussed in detail in paragraph 5.5.

### 4.6.5 FORMAT 5 (SHIFT) INSTRUCTIONS

These instructions shift (left, right, or circular) the bit patterns in a workspace register. The last bit value shifted out is placed in the carry bit (3) of the Status Register. If the SLA instruction causes a one to be shifted into the sign bit, the ST overflow bit (4) is set. The $C$ field contains the number of bits to shift.


If $C=0$, bits 12 through 15 of R0 contain the shift count. If $C=0$ and bits 12 through 15 of $W R O=0$, the shift count is 16 .

| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  | MEANING | RESULT COMPARED TO 0 | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 3 | 4 | 5 | 6 |  |  |  |  |  |  |
| SLA | 0 |  |  | 0 | 0 | 1 | 0 | 1 |  |  | Shift left arithmetic | Yes | 0.4 | Shift (R) left. Fill vacated bit positions with 0. |
| SRA | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | Shift right arithmetic | Yes | 0-3 | Shift (R) right. Fill vacated bit positions with original MSB of (R). |
| SRC |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  | Shift right circular | Yes | 0-3 | Shift (R) right. Shift previous LSB into MSB. |
| SRL |  |  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | Shift right logical | Yes | 0-3 | Shift (R) right. Fill vacated bit positions with $\sigma^{\prime}$ s. |

## EXAMPLES

(1) ASSEMBLY LANGUAGE:

SRA R1,2 SHIFT R1 RIGHT 2 POSITIONS, CARRY SIGN

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |

$>0841$

$>$ BFOF
$>E 3 C 3$
(2) ASSEMBLY LANGUAGE:

SRC R5,4 CIRCULAR SHIFT R5 4 POSITIONS
MACHINE LANGUAGE:

$>0845$



### 4.6.6 FORMAT 6 INSTRUCTIONS

These are single operand instructions.


The TS and S fields provide multiple mode addressing capability for the source operand.

| MNEMONIC | OP CODE |  | RESULT | STATUS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC | 0123456789 |  | $\begin{gathered} \text { COMPARED } \\ \text { TO } 0 \\ \hline \end{gathered}$ | BITS <br> AFFECTED | DE |
| B | 00000019000.1 | Branch | No | - | SA ( PC ) |
| BL | 0000001110010 | Branch and link | No |  | $(P C) \rightarrow(\mathrm{R} 11) ; \mathrm{SA} \rightarrow(\mathrm{PC})$ |
| BLWP | 0000010000 | Branch and load workspace pornter | No |  | $(S A) \rightarrow(W P) ;(S A+2) \rightarrow(P C)$; (old WP) $\rightarrow($ new WR 13) |
|  |  |  |  |  | $\text { (old PC) -(new WR } 14)$ |
|  |  |  |  |  | (old ST) $\rightarrow$ (new WR 15) |
|  |  |  |  |  | the interrupt input (1NTREQ) is not |
|  |  |  |  |  | tested upon completion of the |
|  |  |  |  |  | BLWP instiuction. |
| CLR | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1\end{array}$ | Clear operand | No |  | $0000 \rightarrow$ (SA) |
| SETO | $\begin{array}{llllllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | Sel to ones | N01 |  | FFFF 16 - (SA) |
| INV | 0000000100101 | Inver 1 | Yes | 0.2 | $(\overline{S A})$ - (SA) (ONE'S complement) |
| NEG | 00000001001000 | Neqare ${ }^{\text {a }}$ | Yes | 0.4 | - (SA) - (SA)(TWO'S complement) |
| ABS | $\begin{array}{lllllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1\end{array}$ | Absolute value* | No | 0.4 | [(SA)] $\rightarrow$ (SA) |
| SWPB | 00000001110011 | Swap bytes | Nos |  | (SA), bits 0 theu 7 - (SA), hits |
|  |  |  |  |  | 8 thiu 15: (SA), bits 8 thiu 15 (SA), bits 0 thiu 7 |
| INC | 00000001101110 | Increment | Yes | 0.4 | $(S A)+1 \cdot(S A)$ |
| INCT | 000000001001111 | Increment by two | Yes | 0.4 | $(S A)+2 \cdot(S A)$ |
| DEC | 000000111000 | Decrement | Yes | 0-4 | $(S A)-1 \cdot(S A)$ |
| DECT | 00000001110001 | Decrement by tivo | Yes | 0.4 | $(S A)-2 \cdot(S A)$ |
| ${ }^{+1}$ | 00000000100010 | Execute | No |  | Execute the instuction at $S A$. |

## *Operand is compered to zero for setting the stetus bit (i.e., before execution).

IIf additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the TMS 9900 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

NOTE
Jumps, branches, and XOP's are compared in Table 4-5.
(1) ASSEMBLY LANGUAGE:

B *R2 BRANCH TO M.A. IN R2
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $>0452$ |

M.A. >FDDO
 PC F D D o (AFTER)
(2) ASSEMBLY LANGUAGE:

BL @ $>$ FFOD BRANCH TO M.A. $>$ FF00, SAVE OLD PC VALUE (AFTER EXECUTION) IN R11

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


(3) ASSEMBLY LANGUAGE:

BLWP @ $>$ FDO0 BRANCH, GET NEW WORKSPACE AREA
mACHine language:

$$
\begin{array}{|lllllllllllllllll|}
0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
$$

This context switch provides a new workspace register file and stores return values in the new workspace. See Figure 4-10. The operand ( $>$ FD00 above) is the M.A. of a two-word transfer vector, the first word the new WP value, the second word the new PC value.

BLWP @ $>$ PDDO BRANCH WITH NEW WORKSPACE


Figure 4-10. BLWP Example

Essentially, the RTWP instruction is a ceburn to the next instruction that follows the BLWP instruction (i.e., RTWP is a return from a BLWP context switch, similar to the B *R11 return from a BL instruction). BLWP provides the necessary values in registers 13, 14, and 15 (see Figure 4-10.

Table 4-5. Comparison of Jumps, Branches, XOP's

| MNEMONIC | PARAGRAPH | DEFINITION SUMMARY |
| :---: | :---: | :--- |
| JMP | 4.6 .2 | One-word instruction, destination restricted to $+127,-128$ words from Program <br> Counter value. |
| B | 4.6 .6 | Two-word instruction, branch to any memory location. |
| BL | 4.6 .6 | Same as B with PC return address in R11. <br> new R13, R14, R15. |
| XOP | 4.6 .7 | Same as BLWP with address of parameter (source operand) in new R11. Sixteen XOP <br> vectors outside program in M.A. 4016 to $7 E_{16} ;$ can be called by any program. |

### 4.6.7 FORMAT 7 (RTWP, CONTROL) INSTRUCTIONS



External instructions cause the three most-significant address lines (A0 through A2) to be set to the levels described in the table below and cause the CRUCLK line to be pulsed, allowing external control functions to be interpreted during CRUCLK at A0, A1, and A2. The RSET instruction resets the I/O lines on the TMS 9901 to input lines; the TMS 9902 is not affected. RSET also clears the interrupt mask in the Status Register The LREX instruction causes a delayed load interrupt, delayed by two IAQ cycles aft LREX execution. The load operation gives control to the monitor. Note, that although included here because of its format, the RTWP instruction is not classified as an external instruction because it does not affect the address lines or CRUCLK.
$\overline{\mathrm{CKOF}}$ and $\overline{\mathrm{CKON}}$ can be used by monitoring pins 9 and 10 respectively of U25. See sheet 2 of the schematics in Appendix $F$.

| MNEMONIC | OP CODE | MEANING | STATUS BITS AFFECTED | DESCRIPTION | ADDRESS BUS* |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345678910 |  |  |  | A0 A1 A2 |
| IDLE | 00000011010 | Idle | - | Suspend TMS 9900 instruction execution until an interrupt, LOAD, or RESET occurs | L H L |
| RSET | 00000011011 | Reset I/O \& SR | 12-15 | $0 \rightarrow$ ST12 thru ST15 | L H H |
| CKOF | 00000011110 | User defined |  | --- | H H L |
| CKON | 00000011101 | User defined |  | --- | $H L H$ |
| LREX | 00000011111 | Load interrupt |  | Control to TIBUG | H H H |
| RTWP | 00000019100 | Return from | 0-15 | $(\mathrm{R} 13) \rightarrow(\mathrm{WP})$ |  |
|  |  | Subroutine |  | $(\mathrm{R14}) \rightarrow(\mathrm{PC})$ |  |
|  |  |  |  | $(\mathrm{R} 15) \rightarrow(\mathrm{ST})$ |  |

[^1]MACHiNE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

RTWP RETURN TO PREVIOUS WP (R13), PC (R14), ST (R15) VALUES


EXECUTION BEGINS AT M.A. >FC84 WITH RO AT M.A. >FCOO.

### 4.6.8 FORMAT 8 (IMMEDIATE, INTERNAL REGISTER LOAD/STORE) INSTRUCTIONS <br> 4.6.8.1 Immediate Register Instructions




AND Logic:

$$
\begin{aligned}
0.1,1.0 & =0 \\
0.0 & =0 \\
1 \cdot 1 & =1
\end{aligned}
$$

OR Logic: $\quad 0+1,1+0=1$
$1+1=1$
$0+0=0$



### 4.6.8.3 Internal Register Store Instructions

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General format: | OP CODE |  |  |  |  |  |  |  |  |  |  | $N$ | R |  |  |  |

NO ST BITS ARE AFFECTED.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  | MEANING | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |  |
| STST | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Store status register | $(S T) \rightarrow(R)$ |
| STWP | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Store workspace pointer | $(W P) \rightarrow(R)$ |

EXAMPLES
(1) ASSEMBLY LANGUAGE:

AI R2,>FF ADD $>$ FF TO CONTENTS OF R2
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

$>00 F F$

| BEFORE |
| :---: |
| 0 |

AFTER
010 E
(2) ASSEMBLY LANGUAGE:

CI R2, $>10 \mathrm{E}$ COMPARE R2 TO $>10 \mathrm{E}$

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

(3) ASSEMBLY LANGUAGE.

LWPI $>$ FCOO WP SET AT $>F C O 0$ (M.A. OF RO)

MACHine language:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

02E0
$>F C O O$
(4) ASSEMBLY LANGUAGE:

STWP R2 STORE WP CONTENTS IN R2

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |

$>02 A 2$

This places the M.A. of RO in a workspace register.

### 4.6.9 FORMAT 9 (XOP) INSTRUCTIONS

Other format 9 instructions (MPY, DIV) are explained in paragraph 4.6.3 (format 3).

General Format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 1 | D (XOP NUMBER) | $T_{S}$ | 13 | 14 | 15 |  |

The $T S$ and $S R$ fields provide multiple mode addressing capability for the source operand. When the XOP is executed, ST6 is set and the following transfers occur:

```
(4016 +4D) ->(WP) First vector at 4016
(4216 + 4D) ->(PC) Each vector uses 4 bytes (2 words)
SA - (new R11)
(old WP) }->\mathrm{ (new WR13)
(old PC) }->\mathrm{ (new WR14)
(old ST) }->(\mathrm{ new WR15)
```

The TMS 9900 does not test interrupt request ( $\overline{I N T R E Q}$ ) upon completion of the XOP instruction.

An XOP is a means of calling one of 16 subtasks available for use by any executing task. The EPROM memory area between M.A. ${ }^{40} 16$ and $7 E_{16}$ is reserved for the transfer vectors of XOP's 0 to 15 (see Figure 4-1). Each XOP vector consists of two words, the first a WP value, the second a PC value, defining the workspace pointer and entry point for a new subtask. These values are placed in their respective hardware registers when the XOP is executed.

The old WP, PC, and ST values (of the XOP calling task) are stored (like the BLWP instruction) in the new workspace, registers 13, 14, and 15. Return to the calling routine is through the RTWP instruction. Also stored, in the new R11, is the M.A. of the source operand. This allows passing a parameter to the new subtask, such as the memory address of a string of values to be processed by the XOP-called routine. Figure 4-11 depicts calling an XOP to process a table of data; the data begins at M.A. FFOO 16. This XOP example uses XOP vectors that point directly to the XOP service routine WP and PC. The TM 990/101M comes with interrupt and XOP vectors pointing to linking areas that point to the service routine. The use of these linking areas is explained in subsection 5.9.

XOP's 0,1 and 8 to 15 are used by the TIBUG monitor, calling software routines (supervisor calls) as requested by tasks. This user-accessible software performs tasks such as write to terminal, convert binary to hex ASCII, etc. These monitor XOP's are discussed in Section 3.3. XOP vectors 2 through 7 are programmed with memory vector values, but reserved for the user. See Section 5.9 for an explanation of the Interrupt/XOP linking area.

```
ASSEMBLY LANGUAGE:
    XOP@ @ FF00,4
```


## MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>2020$ $>F F 00$


## PROGRAMMING

### 5.1 GENERAL

This section is designed to familiarize the user with programming the $T M$ 990/101M. Explanations about the programming environment, using TIBUG XOP's, supporting special features of the hardware, and certain programming practices are included. Programs are provided as examples for the user to analyze and follow, and possibly combine into the user's system. This section is divided into, roughly, two areas: the first part gives background information on the programming environment and shows suggested coding practices for a variety of situations, and the second part gives specific program examples using special features of the hardware.

For clarity, source listing examples in this section use assembler directives recognized by larger assemblers but not recognized by the TM 990/402 Line-By-Line Assembler (LBLA). These directives are not explained in the section on the 990 instruction set (Section 4), but are explained in detail in the Model 990 Computer, TMS 9900 Microprocessor Assembly Language Programmer's Guide. A synopsis of their definitions is included here. These directives are explained in Table 5-1.

Table 5-1. Assembler Directives Used In Examples

| Label | Opcode | Operand | Meaning |
| :---: | :---: | :---: | :---: |
| AAAA | AORG | XXXX | Assemble code that follows so that it is loaded beginning at M.A. XXXX. This is similar to the absolute load (slash) request of the LBLA. |
|  | DATA | YYYY | Place the value YYYY in this location (if preceded by the greater-than sign ( $>$ ) the quantity is a hexadecimal representation). |
|  | DATA | LABEL | If LABEL represents a memory address, the memory address value is placed at this location aligned on an even address (word boundary). |
|  | END |  | Signifies end of program for assembler. |
|  | EQU | BBBB | Wherever the symbol AAAA is found, substitute the value BBBB. |
|  | IDT | 'NAME' | Program will be identified by NAME. |
|  | TEXT | ' ABCD 123 ' | The ASCII value of the specified character string is assembled in successive bytes. |



Figure 5-1. Source Listing

Figure 5-1 is part of a source listing used in this section, as assembled by TI's TXMIRA assembler. Unless specified otherwise by directive, the TXMIRA assembler will begin assembling code relative to memory address $0000_{16}$ (second column). When resolving an address for an instruction, as shown at the bottom of the figure, the instruction address operator is the same as the relative address in column two of the listing. Thus, for the label NEXT, the address $004 \mathrm{~A}_{16}$ is assembled which is the relative address within the listing. This is useful when determining such addresses as the destination of a labelled BLWP instruction. Note that the Line-By-Line Assembler does not use labelled addressing, but assembles the absolute address given.

### 5.2 PROGRAMMING CONSIDERATIONS

### 5.2.1 PROGRAM ORGANIZATION

Programs should be organized into two major areas:

- Procedure area of executable code and data constants (never modified)
- Data area of program data and work areas whose contents will be modified.

The executable code and constant data section can be debugged as a separate entity, and then programmed into EPROM. The work area can be placed at any other address in RAM, and that address does not have to be contiguous with the program code area, and can even be dynamically allocated by a Get Memory supervisor call of some kind. Even if the program parts are loaded and executed together, the organization and debug ease are enhanced.

In this programming section, all example programs are coded, with one exception, in this manner. The only work area is the register set, which is arbitrarily fixed to a RAM address. The one exception, the Two-Terminal routine, is coded to reside entirely in RAM because the workspace is a part of the contiguous extent of code. This method of coding is used in RAM-intensive systems because the operating system need not manage workspaces as might be necessary in a system with very little RAM.

### 5.2.2 EXECUTING TM 990/100M PROGRAMS ON THE TM 990/101M

Programs developed on the TM 990/100M board use a different interrupt and XOP trap configuration than the TM $990 / 101 \mathrm{M}$. This must be taken into consideration when executing programs on the TM 990/101M that were developed for running on TM $990 / 100 \mathrm{M}$. On the TM 990/100M, interrupt vectors are programmed into PROM for INT3 and INT4 (vectors FF68 16 and FF88 ${ }_{16}$ for INT3 and $F F A C_{16}$ and FFAC $_{16}$ for INT4). This allows immediate use of these interrupt traps such as with the TMS 9901 and TMS 9902 interval timers. XOP vectors on the TM 990/100M are programmed for XOP's 0, 1 and 8 to 15 for use by TIBUG. User XOP's (XOP 2-7) are not programmed.

On the TM 990/101M board, however, all interrupt and XOP vectors are programmed, and the linking scheme in RAM is different. Consult the interrupt linking section (paragraph 5.9) for the scheme used. The TM 990/100M scheme is described in the User's Guide for that microcomputer.

### 5.2.3 REQUIRED USE OF RAM IN PROGRAMS

All memory locations that will be written to must be in RAM-type memory (this is important to consider when the program is to be programmed into ROM). Areas to be located in RAM include all registers as well as the destination operands of format 1 instructions and the source operands of most format 6 instructions.

For example, in the following source lines:

| MOV | $e>0700, e>F C 00$ | MOVE DATA |
| :--- | :--- | :--- |
| CLR | $e>F C 00$ | CLEAR MEMORY ADDRESS |
| ABS | $e>F C 00$ | SET TO ABSOLUTE VALUE |
| INCT | $e>F C 00$ | INCREMENT BY TWO |
| S | R1,e>FCOO | $(>F C O O)-R 1$, ANSWER IN $>F C 00$ |

the address $\mathrm{FCOO}_{16}$ will be written to; thus, it has to be in RAM.

### 5.3 PROGRAMMING ENVIRONMENT

The programming environment of a computer is loosely defined as the set of conditions imposed on a programmer by either or both the hardware and systems software, but it is also the facilities available to the programmer because of the design of the hardware and software. The environment in which a program resides usually determines how that program is coded. This section gives explanations of the major areas of the TM 990/101M design from a programmer's point of view. Note all program examples given are for a full assembler (e.g., PXRASM, TXMIRA, or SDSMAC vs. the Line-By-Line Assembler) so that labels can be used for reader comprehension.

### 5.3.1 HARDWARE REGISTERS

The TMS 9900 family of processor: are designed around a memory-to-memory architecture philosophy; consequently, the only hardware registers inside the processor affecting the programmer are the Workspace Pointer (WP) register, the Program Counter (PC) register and the Status (ST) register. There are no accumulators or general purpose registers which reside physically inside the microprocessor. All manipulations of data are accomplished by using these three registers as described below.

### 5.3.1.1 Workspace Pointer (WP) Register

The Workspace Pointer is a register which holds the address of a sixteen word area in memory; this memory area serves as a general purpose register set. A memory area is designated as a workspace or general purpose register set by loading the address of the first word (register 0) of the 16 -word space into the WP register. Thus the programmer's register set is in memory, and can be referred to with register addressing, or if the WP value is known, with memory addressing. The registers are simply a data area in a program with the special privileges usually given to processor registers. This approach has several advantages for the programer.

1. Register save areas need no longer be kept in programs, since the actual program registers are already in memory, and are maintained by the hardware during program linking by the use of a special class of instructions.
2. Program debugging is greatly heightened since the registers of a questionable program remain intact in memory during debugging. The debug monitor has its own set of registers, in memory, and there is no question of which of many program modules has tampered with the processor registers, since each program in question can have its own registers.
3. Recursive, re-entrant, and ROM resident code is much easier to write since program calls are handled by special instructions, and new workspace areas, linked together by the hardware, are available for use at each program call.
4. Linked-list structuring of workspaces is automatically done by the hardware, reducing system software overhead.
5. Very fast interrupt handling is possible since only three processor registers (WP, PC, ST) are stored by the hardware during the interrupt (instead of a whole register set) usually by a software instruction or routine.
5.3.1.2 Program Counter (PC) Reg ster

The Program Counter (PC) regisuer holds the address of the next instruction to be executed by the processor. As such, it is no different than the PC in any other processor and is incremented while fetching instructions unless modified by a program branch or jump, or during an interrupt sequence.

### 5.3.1.3 Status (ST) Register

The Status Register holds the processor status and is the only one of the three processor registers which has nothing to do with memory, directly. It is divided into two parts: the status bits, which are set to reflect the attributes of data being handled by the processor, and the interrupt mask, which governs the priority structure of interrupt processing. The ST is organized as shown in Figure 4-2.

### 5.3.2 ADDRESS SPACE

The TMS 9900 microprocessor addresses 65,536 ( 64 K ) bytes (8-bits each). Although the data bus is 16 bits wide, and the instruction set is mainly word (16-bits) oriented, the basic unit of address is a byte. The actual memory architecture is 32,768 ( 32 K ) words of two bytes each, and byte processing is accomplished within the processor after fetching a word from memory. Because the instruction set is mainly arithmetically oriented, and usually operates on 16 -bit words, it is probably best to view the address space as a collection of words, each containing, usually for I/O purposes, two bytes.

NOTE
This subsection covers the interrupt and XOP environments in general; programming of interrupts and XOPs is covered in detail in subsection 5.9.

### 5.3.3 VECTORS (INTERRUPT AND XOP)

Interrupt and XOP vectors are located beginning with address $0000_{16}$ and extend through $007 \mathrm{~F}_{16}$. The first half, addresses $0001_{16}$ through $003 \mathrm{~F}_{16}$, contain the interrupt vectors. There are 16 prioritized interrupts. Level 0 is the highest priority, with a vector pair at 000016 and $0002_{16}$. Level 15 is the lowest priority, with its vector pair at $003 \mathrm{C}_{16}$ and $003 \mathrm{E}_{16}$. Level 0 interrupt is synonomous with the RESET function. A vector pair consists of a workspace pointer and a program counter, both values identifying the interrupt program environment.

Before an interrupt can occur, the processor must recognize it as having an equal or higher priority than the interrupt mask in the Status Register. After a valid interrupt has occurred the interrupt vector values are retrieved from memory, and the hardware equivalent of a BLWP instruction takes place.

There is one additional vector pair, at $\mathrm{FFFC}_{16}$ and $\mathrm{FFFE}_{16}$, for the $\overline{\mathrm{LOAD}}$ function. When signaled, this interrupt always occurs and cannot be disabled by the Status Register interrupt mask. Note also that RESET being level zero, cannot be disabled, since its Status Register priority value of zero is always equal to or higher than any value in the interrupt mask field.

The XOP vectors work in a similar manner. Vector location begins at 004016 and extend through 007F 16 . These vectors are triggered by execution of the XOP instruction, with a number from 0 to 15. There is no prioritizing; these are software-triggered interrupts, and XOP service routines may freely execute other XOP's. One additional event happens during the vector action: the source operand of the XOP instruction is evaluated as an address and placed in the new Workspace Register 11 . This provides a parameter to the XOP routine.

The TIBUG monitor uses several XOP's for I/O service from the terminal; some of these are available for the user as explained in subsection 3.3. In addition, the programmer may wish to program interrupt and XOP vectors for special functions.

### 5.3.4 WORKSPACE REGISTERS

The actual workspace registers, in memory, provide general working areas for a program. Some registers can also be used for special purposes; these are listed in Table 5-2.

## Table 5-2. Register Reserved Application

| Register | Application |
| :---: | :--- |
| $0:$ | Bits 12-15 (least significant half-byte) provide the shift count for <br> shift instructions coded to refer to this register. This register can- <br> not be used for indexed addressing. |
| $11:$ | Holds return address following execution of a BL instruction. Dur- <br> ing XOP service routine, it holds resolved memory address of argument <br> in XOP instruction. |
| $12:$ | CRU Base Address. |
| $13:$ | During BLWP, RTWP, interrupts, and XOP's: holds old WP contents. |
| $14:$ | During BLWP, RTWP, interrupts, and XOP's: holds old PC contents. |
| $15:$ | During BLWP, RTWP, interrupts, and XOP's: holds old ST contents. |

In general, then, registers 1 to 10 are available for unrestricted use, although the programmer can use the reserved registers for other purposes, if proper consideration is given.

One advantage of the workspace concept is that one program can request an almost unlimited number of register sets, or, alternatively, every little module in a program system can have at least one set of its own registers. Programs are usually written to take advantage of the benefits associated with program operands in registers.

### 5.4 LINKING INSTRUCTIONS

These are of vital interest to a programmer for they answer the all important question of how to get in and out of a program. These instructions are:

- B (paragraph 5.4.1) Branch
- BL (paragraph 5.4.2) Branch with return link in R11
- BLWP (paragraph 5.4.3) Branch, new workspace, return link in R13 to R15
- RTWP (paragraph 5.4.4) Return, use vectors in R13 and R14
- XOP (paragraph 5.4.5) Branch, new workspace, vectors in low memory


### 5.4.1 BRANCH INSTRUCTION (B)

Though not normally considered a program linking instruction, the branch instruction can be used to link to programs in a known location, such as TIBUG. Since the Workspace Pointer is not affected by the instruction, program systems using this convention usually delegate the responsibility for establishing workspaces to each program. Thus we may have branches to various programs as shown in Figure 5-2. Note that each program sets up its own WP (LWPI instruction). The AORG and EQU directives are explained in paragraph 5.1.


Figure 5-2. Example of Separate Programs Joined By Branches to Absolute Addresses

### 5.4.2 BRANCH AND LINK (BL)

The BL instruction is designed mainly for the calling of subprograms with a convenient means of returning back to the calling program. Since the processor puts the address of the next instruction in register 11 (it effectively transfers the PC to R11) before branching, the return path is established. To return (using the same workspace) simply execute a B *R11 (or RT instruction).

Note, though, that only one level of subroutine call is possible if only one workspace area is used, unless register 11 is saved by the first subroutine wishing to branch and link to a second subroutine.


The BL subroutine can include XOP instructions to provide special services needed to accomplish the subroutine function, as in the following example:

CALLING PROGRAM
BL eRDNUM

SUBROUTINE
RDNUM XOP R1,13 READ A CHARACTER

CI
Jl RDNUM
CI $\quad \mathrm{R} 1,>3900$
JH RDNUM
XOP R1,12
B $\quad 11$

READ A CHARACTER IS IT BELOW A ZERO? YES, GO BACK IS IT ABOVE A NINE? YES, GO BACK ECHO THE CHARACTER RETURN

The very simple routine shown above reads a character from the terminal and checks for a decimal digit 0-9. If the character is acceptable, it is echoed back to the terminal, and then control is returned to the calling program. If the character is unacceptable, the routine drops it and requests another; the bad character is not echoed to show the user that another character must be typed.

### 5.4.3 BRANCH AND LOAD WORKSPACE POINTER (BLWP)

This is the most sophisticated linking instruction in that it causes a complete program environment change (context switch), and automatically links the old workspace to the new, also preserving the old processor status. As such, it behaves in the same way as the interrupt sequence or XOP sequence, and it is therefore possible to vector to an interrupt or XOP service routine without actually causing an interrupt or executing an XOP. For example, executing a BLWP $@ 0$ will vector to the RESET interrupt handler, which if TIBUG is resident, causes the user to set the baud rate and start TIBUG again.

Since the TMS 9900 is a linked-list rather than a stack machine, those used to a stack for systems programming may need some readjustment, but the superior flexibility of linked-lists is simplified by the fact that the programmer can move nodes around, whereas in a stack, the nodes are fixed in Last-In First-Out (LIFO) order. The transition is made painlessly since the hardware completes program linking with the execution of one instruction, and very little effort is required on the part of the programmer.

There are two immediate possibilities to discuss in using the BLWP instruction. For simple subroutine linking, the following is an example:

CALLING PROGRAM
SUBROUTINE

| ENTRY |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | BLWP © ${ }^{\text {SUBA }}$ | PCSUBA | - | ENTRY POINT |
|  |  |  | RTWP |  |
| SUBA | DATA WPSUBA | WPSUBA | . |  |
|  | data PCSUBA |  | . |  |

Note the double word vector pointed to by the BLWP operand, the values WPSUBA and PCSUBA. These two DATA statements provide the memory addresses of these vectors. The latter (PCSUBA) is the entry point, and is well defined. However, the WP value is shown here without a definition. This raises a fundamental question: if there are many programs operating together, such as TIBUG, possibly a user-written monitor, and a collection of application programs and subroutines, who is responsible for managing the workspaces? If each individual program is responsible, then the following definition would be added to the above subroutine:

$$
\text { WPSUBA EQU }>\text { FF70 }
$$

Note this defines WPSUBA as M.A. FF70 16 and ties down one area of memory to the subroutine; thus, no other program in the system can call this subroutine without chancing some conflict by using the same workspace. Thus, it is reserved for one subroutine.

A second approach is to code a value which is designated as a common workspace for whoever is in control at the time. In the EQU statement above, the value could be, by agreement, the common workspace. This implies that there are now two entities - the 'eserved workspace, which must be carefully mapped out ahead of time so there is no overlap, and the common workspace, of which there may be one or more, and whose status is such that any program can use it, but if control leaves that program, then that workspace is no longer considered needed, and thus can be used by another program.

Note the previous discussion assumes that the program code is in EPROM. If the code is to be executed from RAM, then writing the program is simple; put the workspace at the end of the program as a data area.

In either case, the user is responsible for partitioning his memory such that workspaces do not overlap or interfere with TIBUG or the XOP's defined by TIBUG, along with any user defined workspaces.

### 5.4.4 RETURN WITH WORKSPACE POINTER (RTWP)

The RTWP instruction can be used to both return from a program, and to link to a program. Since the instruction reloads the processor WP, PC, ST registers from workspace registers 13,14 , and 15 , then the contents of these registers governs where control will go. If those registers were initialized by a BLWP instruction, then the action can be seen as a return, but if special values are placed in these registers, the action can be viewed as a subroutine call. Actually, program calls are not limited to a nesting structure, as in stack architectures, but are generalized so that chains and even rings may be formed. The TIBUG monitor uses the RTWP instruction in this manner. Using the "R" command, the user fills TIBUG's registers 13, 14, and 15. Using the "E" command causes TIBUG to execute a RTWP instruction using the values in these registers.

Bince the RTWP does not affect the new workspace at all, there is no way for the called program to return to the caller unless the caller had initialized the new workspace registers before executing the RTWP. This type of program transfer is thus in a "forward" direction only, and is usually suitable only for a monitor program in a fixed location such as TIBUG.

### 5.4.5 EXTENDED OPERATION (XOP)

The XOP instruction works almost like a BLWP instruction, except that the address containing the double-word vector area is between 004016 and 007F16, and is selected by an argument of from 0 to 15 , and that the new workspace register 11 is initialized with the fully resolved address of the first operand of the XOP instruction. This means that if the operand is a register, the actual memory address is computed and placed in the new register 11.

The XOP instruction is meant as a "supervisor call" or special function operation. As such, a programmer might wish to implement routines which perform some standard process such as a character string search or setting the system timer, on the next page.

LI RO,11719
XOP RO,2
XOP TRAPS AND SUBROUTINE

| *AT M.A. | 0048: | FF903 | TIMER ROUTINE WP | XOP 2 |
| :---: | :---: | :---: | :---: | :---: |
| *AT M.A. | 004A: | 10 AE 3 | TIMER ROUTINE PC | VECTORS |
| *AT M.A. | 10AE: | IDT | 'TIMER' |  |
|  | ENTRY | MOV | * 11,11 | GET VALUE |
|  |  | LI | 12, > 0100 | ADDRESS 9901 |
|  |  | SLA | 11,1 | SHIFT CLOCK COUNT |
|  |  | ORI | 11,1 | SET CLOCK MODE |
|  |  | LDCR | 11,15 | START CLOCK |
|  |  | SBZ | 0 | SET INTERRUPT MODE |
|  |  | SB0 | 3 | ENABLE INT3 MASK |

The main program requests 11719 clock counts, which is a desired time of 0.25 second. This number is found by taking the system clock frequency, dividing it by 64 to find the timer frequency, then reciprocating that to give the timer interval, then dividing the desired time delay by the timer interval to find the clock counter value. It is assumed here that XOP 2 is available for this function. The timer routine translates the request and starts the system timer. One quarter second later, an interrupt through INT3 will be generated.

TIBUG supplies definitions for XOPs 0 , 1 , and 8 through 15, leaving 2 through 7 available for the user. XOP's 2 through 7 are programmed according to a scheme described in subsection 5.9 .

### 5.4.6 LINKED-LISTS

A linked list is a data organization where a collection of related data, called a node, contains information which links it to other nodes. The prime example here is a workspace register set, it contains sixteen words of data. If there are many workspaces present at one time connected by BLWP instructions, then every register 11 contains the address of the previous workspace, forming a linked list. At the same time, the BLWP also places the previous program counter value in register 14 , providing a means of returning back to the previous program environment.

For example, the $E$ or execute TIBUG command uses the RTWP instruction to begin program execution at the WP, PC, and ST values in current registers 13, 14, and 15. The R or register inspect/change TIBUG command can be used to set up these registers prior to the execute command. In the example in Figure 5-3, program PGMA is executed using the TIBUG E command; it later gives control to program PGMB using the BLWP command. In doing so, the processor forges links back to PGMA by placing return WP, PC, and ST values in registers 13, 14, and 15 of PGMB. Likewise, PGMB branches to PGMC with return links to PGMB forged into R13 to R15 of PGMC. Each can return to the previous program by executing an RTWP instruction, and the processor can travel up the linked list until PGMA is reached again.

### 5.5 COMMUNICATIONS REGISTER UNIT (CRU)

Input and output is mainly done on the TM 990/101M using the Communications Register Unit or CRU. This is a separate hardware structure with its own data and control lines. Thus the TMS 9900 microprocessor has one address bus, but two sets of control and data busses. One set, the memory set, has a 16 -bit parallel bidirectional data bus and three control lines, MEMEN, DBIN, and WE.

The other set the CRU I/O set, uses two lines, one line for input (CRUIN), and one for output (CRUOUT). There is one control line, CRUCLK, used to strobe a bit being output on CRUOUT. A bit being input on CRUIN has no strobe and is simply sampled by thg microprocessor at its discretion.

CRU devices are run on one phase of the system clocks, and therefore, the rate of data transfer on the CRUIN line is a function of the system clock. Since the CPU also uses this system clock, it will sample the CRUIN line at a rate that is a function of the system clock when doing a CRU read operation (executing a CRU read instruction - STCR or TB).


Figure 5-3. Linked List Example

Thus, the CRU data group consists of three lines - CRUIN, CRUOUT, and CRUCLK. The address bus supplies CRU addresses as well as memory addresses; which operation being performed is determined by the presence of the proper control signals. Memory operations use address bits 0 through 14 externally, bit 15 is used inside the microprocessor for byte operations. CRU operations, however, use only bits 3 througl 14 ; bits 0,1 , and 2 are set to zero, and bit 15 of an address is totally ignored.

When CRU instructions are executed, data is written or read through the CRUOUT or CRUIN pins, respectively, of the TMS 9900 to or from designated devices addressed via the address bus of the microprocessor.

The CRU software base address is maintained in register 12 (bits 0 to 15) of the workspace register area. Only bits 3 to 14 of the register are interpreted by the CPU for the CRU address, and this 12-bit value is called the CRU hardware base address. When the displacement is added to the hardware base address, the result is the CRU bit address further explained in paragraph 5.5.1.

The CRU address is maintained in register 12 of the workspace register area. Only bits 3 through 14 of the register are interpreted by the CPU for the desired CRU address, and this 12-bit value is called the CRU bit address.

TM 990/101M devices driven off of the CRU interface include the TMS 9901 parallel interface and the TMS 9902 serial interface, which are accessed through the CRU addresses noted in Table 5-3. This table also lists the functions of the other CRU addresses which can be used for on-board or off-board I/O use. Addressing the TMS 9901 and TMS 9902 for use as interval timers is explained, along with programming examples, in subsections 5.9.3 and 5.9.4. Further detailed information on these two devices can be obtained from their respective data manuals.

Table 5-3. TM 990/101M Predefined CRU Addresses

| Function | CRU Hardware Base Address (R12, bits 3-14) | CRU Software Base Address (R12, bits 3-14) |
| :---: | :---: | :---: |
| Status L.E.D | 0000 | 0000 |
| Unit I.D. Switch | 0020 | 0040 |
| TMS 9902, Main I/O (Lower Half) | 0040 | 0080 |
| TMS 9902, Main I/O (Upper Half) | 0050 | 00AO |
| TMS 9901 Interrupt Mask, System Timer | 0080 | 0100 |
| TMS 9901 Parallel I/O | 0090 | 0120 |
| RESET Interrupt 6 | 00A6 | 014C |
| TMS 9902, Auxiliary I/O (Lower Half) | 00C0 | 0180 |
| TMS 9902, Auxiliary I/O (Upper Half) | 00D0 | 01A0 |
| RS-232 Handshaking Signals | OOEO | 01c0 |
| Offboard CRU | 0100 | 0200 |

## NOTES

1. Besides theexamples used herein, Appendix $J$ contains examples of the various CRU instructions programmed to drive the on-board TMS 9901 or monitor signals to the TMS 9901.
2. The CRU software base address is equal to 2 X the hardware base address, or the hardware base address is $1 / 2$ the software base address.

The CRU software base address is contained in the 16 bits of register 12. From the CRU software base address, the processor is able to determine the CRU hardware base address and the resulting CRU bit address. These concepts are illustrated in Figure 5-4.
5.5.1.1 CRU Address

The CRU bit address is the address that will be placed on the address bus at the beginning of a CRU instruction. This is the address bus value that, when decoded by hardware attached to the address bus, will enable the device so that it can be driven by the CRU I/O and clock ines. The CRU bit address is the sum of the displacement value of the CRU instruction (displacement applies to single-bit instructions TB, SBO, and SBZ only) and the CRU hardware base address in bits 3 to 14 of R12. Note that the sign bit of the eight-bit displacement is extended to the left and added as part of the address. The resulting CRU hardware bit address is then placed on address lines A3 to A14; address lines AO to A3 will always be zeroes in CRU instruction execution.

### 5.5.1.2 CRU Hardware Base Address

The CRU hardware base address is the value in bits 3 to 14 of R12. For instructions that do not specify a displacement (LDCR and STCR do not), the CRU hardware base address is the same as the first CRU bit address (see above). An important aspect of the CRU hardware base address is that it does not use the least significant bit of register 12 (bit 15); this bit is ignored in deriving the CRU bit address.
5.5.1.3 CRU Software Base Address

The CRU software base address is the entire 16 -bit contents of R12. In essence, this is the CRU hardware base address divided by two. Bits 0,1 , 2 , and 15 of the CRU software base address are ignored in deriving the CRU hardware base address and the CRU bit address.

CRU SOFTWARE BASE ADDRESS
(CONTENTS OF R12)

*The displacement added to the CRU hardware base address is a signed eight-bit value, with sign extended, used only when executing one of the single-bit CRU instructions (TB, SBO, and SBZ).

Because bit 15 of R 12 is not used, some confusion can result in programming. Instead of loading the CRU address in bits 0 to 15 of register 12 (e.g., LI R12, $>80$ to address the TMS 9901 at CRU address 8016 ), the programmer must shift the base address value one bit to the left so that it is in bits 3 to 14 instead of in bits 4 to 15 . Several programming methods can be used to ensure this correct placement, and all of the following examples place the TMS 9901 bit address of 80,16 correctly in R12.

| LI R12, $>100$ | PLACES $>80$ IN BITS 3 TO 14 |
| :--- | :--- |
| or |  |
| LI R12, $>80 * 2$ | MULTIPLY BASE ADDRESS BY 2 (NOT RECOGNIZED BY LINE-BY- |
|  | LINE ASSEMBLER) |
| LI $12,>80$ | BASE ADDRESS IN BITS 4 TO 15 |
| SLA R12,1 | SHIFT BASE ADDRESS ONE BIT TO THE LEFT |

From a programming standpoint, it may be best to view addressing of the CRU through the entire 16 bits of R12. In this context, blocks of a maximum of 16 CRU bits can be addressed, and in order to address an adjacent 16-bit block, a value of 002016 , must be added or subtracted from R12. For example, with R12 containing $0000_{16}$, CRU bits 0 to $\mathrm{F}_{16}$ can be addressed. By adding 002016 to R12, CRU bits 1016 to $1 \mathrm{~F}_{16}$ can be addresses, etc.
5.5.2 CRU Timing

CRU timing is shown in Figure 5-5. Timing phases ( $\phi 1$ to $\phi 4$ ) are shown at the top of the figure. The CRU address is valid on the address bus beginning at the start of of $\varnothing 2$, and stays valid for eight timing phases (two clock cycles). At the start of the next $\varnothing 2$ phase, CRUCLK at the TMS 9900 goes high for two phases to provide timing for CRUOUT sampling. Note that for LDCR and STCR instructions, the address bus is incremented for each data bit to be output or input. For input operations, the address is placed on the address bus at the beginning of phase $\varnothing 2$, and the input is sampled between phases $\varnothing 4$ and $\varnothing 1$.
5.5.3 CRU Instructions

The five instructions that program the CRU interface are:

- LDCR Place the CRU hardware base address on address lines A3 to A14. Load from memory a pattern of 1 to 16 bits and serially transmit this pattern through the CRUOUT pin of of the TMS 9900. Increment the address on A3 to A14 after each CRUOUT transmission.
- STCR

Place the CRU hardware base address on lines A3 to A14. Store into memory a pattern of 1 to 16 bits obtained serially at the CRUIN pin of the TMS 9900. Increment the address on A3 to A14 after each CRUIN sampling.

- SBO Place the CRU hardware base address plus the instruction's signed displacement on address lines A3 to A14. Send a logical one through the CRUOUT pin of the TMS 9900.
- SBZ Place the CRU hardware base address plus the instruction's signed displacement on address lines A3 to A14. Send a logical zero through the CRUOUT pin of the TMS 9900.
- TB Place the CRU hardware base address plus the instruction's signed displacement on address lines A3 to A14. Sample the

CRUIN pin of the TMS 9900 and place the bit read into ST2, the Equal Bit of the Status register.

NOTE

Examples of single- and multi-bit CRU instruction execution using the TMS 9901 are presented graphically in Appendix J.
5.5.3.1 CRU Muitibit Instruction

The two multibit instructions, LDCR and STCR, address the CRU devices by placing bits 3 through 14 (hardware base address) of R12 on address lines A3 through A14. A0, A1, and A2 are set to zero for all CRU operations. The first operand is the source field address and the second operand is the number of bits in the operation.

If the length is coded as from 1 through 8 bits, only the left byte of the source or receiving field takes part in the operation, and bits are shifted in or out from the least significant bit of that lef't byte. Thus a LDCR R2, 1 outputs bit 7 of $R 2$ to the CRU at the address derived from register 12. An STCR R5, 2 would receive two bits of data serially and insert them into bit 7 and then bit 6 of register 5. The CRU address lines are automatically incremented to address each new CRU bit, until the required number of bits are transferred. In an STCR instruction, unused bits of the byte or word, are zeroed. In this last example, bits $0-5$ are zeroed, the right byte is unaffected.


FIGURE 5-5. TMS 9900 CRU INTERFACE TIMIMG

An LDCR loads the CRU device serially from memory over CRUOUT timed by CRUCLK. An STCR stores data into memory obtained serially through CRUIN from the addressed CRU device. Figures 5-6 and 5-7 show this operation graphically. The TMS 9901 is used in the example as the CRU device because it most simply shows the bit transfers involved.

## LI R12, $>200$ LOAD CRU BASE ADDRESS $>100$ IN BITS 3 TO 14 OF R12

LDCR R5,6 6 BITS TO CRU

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $-020 C$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0200 |



A0001434 TMS 9901 ARE SHOWN IN APPENDIX J.

Figure 5-6. LDCR Instruction

| L |  | R12, $>120$ * |  |  | LOAD CRU BASE ADDRESS $>120$ IN BITS 3 T0 14 OF R12 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STCR |  | R4,10 |  |  |  | 10 BIT | TS FROM |  | CRU TO R4 |  |  | 12 | 13 | 14 | 15 |  |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  |  |  |  | >020C |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | >0240 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | >3684 |



TMS 9901 ARE SHOWN IN APPENDIX J.

Figure 5-7. STCR Instruction
5.5.3.2 CRU Single-Bit Instructions

The three single-bit instructions are SBZ (set bit to zero), SBO (set bit to one), and TB (test bit). The first two are output instructions, and the last one is an input instruction. All three instructions have only one operand, which is assembled into an eight-bit signed displacement to be added to the CRU hardware base address to provide the CRU bit address. The SBZ instruction sets the addressed bit to zero (zero on CRUOUT), and the SBO instruction sets the addressed bit to one (one on CRUOUT). The TB instruction reads the logical value on the CRUIN line and places this value in bit 2 (EQ) of the status register; the test can be proven by using the JEQ or JNE instructions.

The operand value is treated as a signed, eight-bit number, and thus has a range of values of -128 to +127 . This number is added to the CRU hardware base address derived from bits 3 to 14 of $R 12$, and the result is placed on the address lines. This process is illustrated in Figure 5-8.

Notice that after execution of a TB instruction, a JEQ instruction will cause a jump if the logic value on CRUIN was a one, and JNE will cause a jump if the logic value was a zero.


Figure 5-8. Addition Of Displacement And R12 Contents To Drive CRU Bit Address

### 5.6 DYNAMICALLY RELOCATABLE CODE

Most programs written for the TM 990/101M will contain references in memory. These references are given by means of a symbolic name preceded by an at (e) sign. Examples are e>FE00 (M.A. FEOO 16, recognized by the LBLA) or ESUM (recognized by a symbol-reading assembler, not the LBLA).

For example, a short program, located at M.A. 090016 to 090 F 16 , adds two memory addresses then branches to the monitor:

| M.A. |  |  |
| :--- | :--- | :--- |
| 0900 | MOV | e>090C,R1 |
| 0904 | A | e>090E,R1 |
| 0908 | B | e>0080 |
| 090C | DATA | 100 |
| 090E | DATA | 200 |

MOVE VALUE AT M.A. O90C TO R1
ADD VALUE AT M.A. O90E TO R1 (R1=ANSW)
RETURN TO MONITOR
FIRST NUMBER
SECOND NUMBER

In this program, a number in EPROM is moved to a register in RAM, and another number in EPROM is added to that register (the destination of an add must be in RAM in order for the sum to be written into it). If it is desired to move this entire program to another address (such as to RAM for debugging purposes to allow data changes as desired), then the locations in the code must be changed to reflect the new addresses. For example, to relocate the above example to start at address $\mathrm{FCO} 0_{16}$, each of the addresses of the numbers must be changed before the program can execute; otherwise, the program will try to access numbers in M.A. $0^{090 C_{16}}$ and $090 \mathrm{E}_{16}$ when they have been relocated to M.A. $\mathrm{FCOC}_{16}$ and $\mathrm{FCOE}_{16}$ respectively.

For a variety of reasons, it may be advantageous to have code that is "self-relocating," that is, it can be relocated anywhere in memory and execute correctly. Such "position-independent" or "dynamic-relocating" code is of great advantage when the code is programmed into EPROM. In this manner, the EPROMs can be installed in any socket, responding to any address, and the program will still execute correctely. Such programs are possible with the TM $990 / 101 \mathrm{M}$ by merely beginning the program with the code segment shown below (register 10 is used in the following examples). Thereafter, memory addresses can be indexed, relative to the beginning of the program (using R10 at the index register, in this case). This code is shown in Figure 5-9.


Figure 5-9. Example Of Program With Coding Added to Make it Relocatable

This coding first sets up a program base register which computes the address of the beginning of the program. This is accomplished by:

- establishing the beginning workspace register address with LWPI
- placing the opcode for the instruction $B$ *R11 in the designated index register address (R10 above)
- execute a branch and link to R 10 ; this places the address of the next instruction following BL R10 into register 11; a branch to R10 means a return indirect through R11
- compute the beginning address of the program by subtracting 1016 from the address in register 11.
- move this beginning address to R10, allowing R11 to be further used as a linking register.
- Index all future relocatable addresses using R10.

There are several considerations. Absolute addresses (e.g., beginning of monitor at 008016 ) need not be indexed, and other types of memory indexing should consider the contents of the base register; it may be necessary to add the contents of the base register to another indexing register. Also, an immediate load of an address into a register will require that the base address in the index register be added to the register also. For example:

| LI | $\mathrm{R} 2,>0980$ | ADDRESS OF VALUES IN R2 |
| :--- | :--- | :--- |
| A | R10,R2 | ADD BASE ADDRESS |

Figure 5-10 is an example of a program that searches a table of numbers for a value. The example is shown in both relocatable and in non-relocatable code, for comparison. Symbolic addressing is used.
*NON SELF-RELOCATING
*NO BASE REGISTER USED

## LI R3,TABLE POINT TO TABLE

## *

* REMAINDER OF CODE NOT INDEXED

MOV ECOUNT,R2 GET COUNT
SEARCH C R1,*R3+ (R1) IN TABLE?
JEQ FOUND
DEC R2 NO, DEC COUNTER
JNE SEARCH LOOK AGAIN

COUNT DATA 6
TABLE DATA $12,15,59,62,73,92$

* SELF-RELOCATING
*R10 IS BASE REGISTER

| LI | R3, TABLE | POINT TO TABLE |
| :--- | :--- | :--- |
| A | R10,R3 | ADD BASE REG. |

*REMAINDER OF CODE INDEXED
MOV @COUNT (R10), R2 GET COUNT
SEARCH C R1,*R3+ (R1) IN TABLE?
JEQ FOUND YES
DEC R2 NO, DEC COUNTER
JNE SEARCH LOOK AGAIN

Figure 5-10. Examples of Non Self-Relocating Code and Self-Relocating Code

Great care must be taken with B, BL, and BLWP. If linking to other modules is needed, these modules must be part of a system which is linked together by the linker program (e.g., TXLINK on the FS990 system), and all modules must be coded as self-relocating.

When programming the EPROM's, the code must be loaded such that the address START has the value ZERO, i.e. The code must appear biased at location $0000_{16}$.

### 5.7 PROGRAMMING HINTS

In any programming environment there are several ways to accomplish a task. Table 5-4 contains alternate coding practices; some have an advantage over conventional coding.

Table 5-4. Alternate Programming Conventions


### 5.8 INTERFACING WITH TIBUG

The TIBUG monitor provides a starting point for the programmer to consider when looking for program examples. The monitor contains some basic user facilities, and the user will probably enter and exit programs through TIBUG.

### 5.8.1 PROGRAM ENTRY AND EXI'T

To execute a program under TIBUG, use the "R" and "E" commands as explained in Section 3 of this manual.

Exit from a program to TIBUG can be through:
B e>0080
TIBUG will print the prompting question mark. Note that the power-up initialization routine is not entered; instead, control goes directly to TIBUG's command scanner.

### 5.8.2.1 Character I/O

Four XOP's deal specifically with character I/O:

| - | Echo Character | XOP 11 |
| :--- | :--- | :--- |
| - | Write Character | XOP 12 |
| - | Read Character | XOP 13 |
| - | Write Message | XOP 14 |

The echo XOP (11) is a read character XOP (13) followed by a write character XOP (12). The following code reads in a character from a terminal. If an $A$ or $E$ is found, the character is writen back to the terminal and program execution continues; otherwise, the program loops back waiting for another keyboard entry.

| GETCHR | XOP | R1,13 | READ CHARACTER |
| :--- | :--- | :--- | :--- |
|  | CI | R1, $>4100$ | COMPARE R1 to ASCII "A" |
|  | JEQ | OK | IF "A" FOUND JUMP |
|  | CI | R1,>4500 | COMPARE R1 TO ASCII "E" |
|  | JEQ | OK | IF "E" FOUND, JUMP |
|  | JMP | GETCHR | RETURN TO READ ANOTHER CHARACTER |
|  | XOP | R1,12 | WRITE CHARACTER AS ECHO |

XOP 14 causes a string of characters to be written to the terminal. Characters are written until a byte of all zeroes is found.

XOP 13 reads one character and stores it into the left byte of a work; the right byte is zero filled. The previous coding example could also have been completed with the following:
OK XOP R1,14

Instructions are written in uninterrupted form; thus, messages should be grouped in a block separated from the continuous executable code. Each message must be delimited by a byte of all zeroes:

## **MESSAGES

| CRLF | BYTE | $>$ OD |
| :--- | :--- | :--- |
| LF | BYEE | $>$ OA, >OO |
| MSG1 | TEXT | 'BEGIN PGMA' |
|  | BYTE | 0 |
| MSG2 | TEXT | 'END PGMA' |
|  | BYTE | 0 |
| MSG3 | TEXT | '\# ERRORS (IN HEX):' |
|  | BYTE | 0 |
| MSG4 | TEXT | 'ERROR EXP VALUE=' |
|  | BYTE | 0 |
| MSG5 | TEXT | ',RCV VALUE=' |
|  | BYTE | 0 |

Note in the preceding example, that if it is desired to send a carriage return and a line feed, use the following: XOP @CRLF,14. But if only a line feed is wanted, use: XOP QLF, 14.
5.8.2.2 Hexadecimal I/O

Three XOP's handle hexadecimal numbers.

```
- Write one hexadecimal character XOP 8
- Read a four-digit hexadecimal word XOP 9
- Write four hexadecimal characters XOP 10
```

Using the message block in paragraph 5.8.2.1, an example code segment might be:
*ERROR ROUTINE

| ERROR | XOP | @MSG4,14 | START ERROR LINE |
| :--- | :--- | :--- | :--- |
|  | XOP | R1,10 | PRINT CORRECT EXPECTED VALUE |
|  | XOP | @MSG5,14 | MORE ERROR LINE |
|  | XOP | R2,10 | PRINT ERRORED RCV VALUE |
|  | XOP | @CRLF,14 | DO CARRIAGE RETURN/LINE FEED |
|  | XOP | QLF,14 | ONE MORE LF FOR DOUBLE SPACE |

XOP 8 is actually called four times by XOP 10, after positioning the next digit to be written into the least significant four bits of the work register.

The following shows how to input values to a program by asking for inputs from the terminal.

| GET | XOP | R4,9 | Call to Get hex \# routine |
| :---: | :---: | :---: | :---: |
|  | DATA | NULL, ERROR | NO INPUT/BAD INPUT ADDRESSES |
| OK | A | R3,R4 | ADD OLD NUMBER IN |
|  | JMP | XXX | CONTINUE PROGRAM |
| NULL | LI | R4, >3AF1 | LOAD DEFAULT VALUE |
|  | XOP | edEFMSG, 14 | PRINT DEFAULT MESSAGE |
|  | JMP | OK |  |
| ERROR | XOP | eERRMSG, 14 | PRINT ERROR MSG |
|  | JMP | GET | TRY AGAIN |
| DEFMSG | TEXT | 'DEFAULT USED' |  |
|  | BYTE | 0 |  |
| ERRMSG | TEXT | 'ERROR: USE 0-9, | ONLY ${ }^{\prime}$ |
|  | BYTE | - |  |

Note that the XOP 9 routine stores only the last four digits typed before the termination character (delimiter) is typed. This means if a wrong number is entered, continue typing until four correct digits are entered; then type a delimiter (space, carriage return, or minus sign). Typing fewer than four digits total (but at least one digit) causes leading zeroes to be inserted. Typing only a delimiter gives control to the first address following the XOP, and typing an illegal character at any time causes control to go to the address specified in the second word following the XOP call.

### 5.9.1 INTERRUPT AND XOP LINKING AREAS

When an interrupt or XOP instruction is executed, program control is passed to WP and PC vectors located in lower memory. Interrupt vectors are contained in M.A. 000016 to $003 \mathrm{~F}_{16}$; and XOP vectors are contained in M.A. $0040{ }_{16}$ to $007 \mathrm{~F}_{16}$. User-available interrupt and XOP vectors are preprogrammed in the EPROM chip with WP and PC values that allow the user to implement interrupt service routines (ISR's) and XOP service routines (XSR's). This includes programming an intermediate linking area as well as the ISR or XSR code.

When an interrupt or XOP is executed, it first passes control to the vectors which point to the linking area. The linking area directs execution to the actual ISR or XSR. The linking areas are shown in Table 5-5. The linking area is designed to leave as much space free as possible when not using all the interrupts. That is, the most frequently used areas are butted up against TIBUG area, the least frequently used areas extend downward into RAM.

Return from the ISR or XSR is through return vectors in R13, R14, and R15 at the ISR or XSR workspace and at the linking area workspace.

How to program these linking areas is explained in the following paragraphs.
NOTE
Interrupts 3 and 4 are used by the timers at the TMS 9901 and TMS 9902 respectively.

Table 5-4. Preprogrammed Interrupt And User XOP Trap Vectors

| M.A. | Int. | VECTORS |  | M.A. | XOP | VECTORS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | WP | PC |  |  | WP | PC |
| 0000 | INTO | TIBUG | TIBUG | 0048 | XOP2 | FF48 | FF5A |
| 0004 | INT1 | FF5A | FF7A | 004C | XOP3 | FF3A | FF4C |
| 0008 | INT2 | FF4E | FF6E | 0050 | XOP4 | FF2C | FF3E |
| 000C | INT3 | FF8A | FFAA | 0054 | XOP5 | FF1E | FF30 |
| 0010 | INT4 | FF7E | FF9E | 0058 | XOP6 | FF10 | FF22 |
| 0014 | INT5 | FF72 | FF92 | 005C | XOP7 | FF02 | FF14 |
| 0018 | INT6 | FF66 | FF86 |  |  |  |  |
| 001 C | INT7 | FEEE | FFOE |  |  |  |  |
| 0020 | INT8 | FEE2 | FF02 |  |  |  |  |
| 0024 | INT9 | FED6 | FEF6 |  |  |  |  |
| 0028 | INT 10 | FECA | FEEA |  |  |  |  |
| 002C | INT11 | FEBE | FEDE |  |  |  |  |
| 0030 | INT 12 | FEB2 | FED2 |  |  |  |  |
| 0034 | INT 13 | FEA6 | FEC6 |  |  |  |  |
| 0038 | INT 14 | FE9A | FEBA |  |  |  |  |
| 003C | INT15 | FE8E | FEAE |  |  |  |  |

Table 5-5. Interrupt and User XOP Linking Areas

| M.A. | BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0-1 | 2-3 | 4-5 | 6-7 | 8-9 | A-B | C-D | E-F |
| $\begin{gathered} \dagger \\ \text { FE90 } \end{gathered}$ |  |  |  | USER | M AREA |  |  |  |
| FEAO |  |  |  |  | INT15 | INT 15 | INT 15 | INT 15 |
| FEBO | INT15 | INT15 | INT14 | INT14 | INT 14 | INT14 | INT 14 | INT14 |
| FECO | INT13 | INT 13 | INT13 | INT13 | INT13 | INT 13 | INT12 | INT12 |
| FEDO | INT12 | INT12 | INT12 | INT12 | INT11 | INT11 | INT 11 | INT11 |
| FEEO | INT11 | INT11 | INT10 | INT 10 | INT10 | INT 10 | INT 10 | INT10 |
| FEFO | INT9 | INT9 | INT9 | INT9 | INT9 | INT9 | INT8 | INT8 |
| FF00 | INT8 | INT8 | INT8 | INT8 | INT7 | INT7 | INT7 | INT7 |
| FF10 | INT7 | INT7 | XOP7 | XOP7 | XOP7 | XOP7 | XOP7 | XOP7 |
| FF20 | XOP7 | XOP6 | XOP6 | XOP6 | XOP6 | XOP6 | X0P6 | XOP6 |
| FF30 | XOP5 | XOP5 | XOP5 | XOP5 | XOP5 | XOP5 | XOP5 | XOP4 |
| FF40 | XOP4 | XOP4 | XOP4 | XOP4 | XOP4 | XOP4 | XOP3 | XOP3 |
| FF50 | XOP3 | XOP3 | XOP3 | XOP3 | XOP3 | XOP2 | XOP2 | XOP2 |
| FF60 | XOP2 | XOP2 | XOP2 | XOP2 | INT2 | INT2 | INT2 | INT2 |
| FF70 | INT2 | INT2 | INT1 | INT1 | INT1 | INT1 | INT1 | INT1 |
| FF80 | INT6 | INT6 | INT6 | INT6 | INT6 | INT6 | INT5 | INT5 |
| FF90 | INT5 | INT5 | INT5 | INT5 | INT4 | INT4 | INT4 | INT4 |
| FFAO | INT4 | INT4 | INT3 | INT3 | INT3 | INT3 | INT3 | INT3 |
| $\begin{aligned} & \text { FFBO } \\ & \text { FFFB } \end{aligned}$ | TIBUG WORKSPACE |  |  |  |  |  |  |  |

5.9.1.1 Interrupt Linking Areas

When one of the programmable interrupts (INT1 to INT15) is executed, it traps to an interrupt linking area in RAM. Each linking area consists of six words ( 12 bytes) as shown in Figures 5-11 and 5-12. The first three words contain the last three registers of the called interrupt vector workspace (R13, R14, and R15), and the second three words, located at the interrupt vector PC address, are intended to be programmed by the user to contain code for a BLWP instruction, a second word for the BLWP destination address, and an RTWP instruction code (all three words to be entered by the user). When the ISR is completed, control returns to this linking area where the return values (to the interrupted program) are loaded into the linking area's three registers ( R 13 to R15), then the BLWP instruction (at the PC vector address) is executed using the M.A. provided by the user (the BLWP instruction consists of two words, the BLWP operator and the destination address; the destination address points to a two-word area also programmed by the user).

Return from the interrupt service routine is through the RTWP instruction (routine's last instruction). This places the (previous) WP and PC values at the time of the BLWP instruction (in the six-word linking area) into the WP and PC registers. Thus, the RTWP code that follows the BLWP instruction will now be executed, causing a second return routine to occur, this time to the interrupted program using the return values in R13, R14, and R15 of the interrupt link area. This is shown graphically in Figure 5-11.


1,2 INTERRUPT EXECUTION TRAPS TO 6-WORD INTERRUPT LINK AREA.
3.4 BLWP EXECUTED TO 2-WORD VECTORS TO INTERRUPT SERVICE ROUTINE (ISR)

5 RTWP FROM ISR TRAPS BACK TO 6-WORD LINK AREA.
6 RTWP FROM LINK AREA RETURNS BACK TO INTERRUPTED PROGRAM.


Each interrupt linking area is set up so that it can be programmed in this manner. In summary, each six-word linking area can be programmed as follows:

- Determine the location of the linking area as shown by the WP and PC vectors in Table 5-4.
- The PC vector will point to the last three words of the six-word area. The user must program these three words respectively with $0420{ }_{16}$ for a BLWP instruction, the address (BLWP operand) of the 2 -word vector pointing to the interrupt service routine, and $0380_{16}$ for an RTWP instruction as shown in Figure 5-12.
- At the vector address for the BLWP operand, place the WP and PC values respectively of the interrupt handler.


NOTE
DO NOT USE RO-R12 OF THE LINKING AREA WORKSPACE, BECAUSE THE OVERLAPPING STRUCTURE WILL DESTROY THE CONTENTS OF A LINKING AREA FOR ANOTHER INTERRUPT OR XOP.

## Figure 5-12. Six-Word Interrupt Linking Area

Example coding to program the linkage to the interrupt service routine for INT1 is as follows:
*PROGRAM POINTER TO INT1 SERVICE ROUTINE FOLLOWING BLWP INSTRUCTION

| AORG | $>F F 7 A$ | INT1 PC VECTOR ADDRESS |
| :--- | :--- | :--- |
| DATA | $>0420$ | HEX VALUE OF BLWP OP CODE |
| DATA | $>F A 00$ | LOCATION OF 2-WORD VECTORS TO ISR (EXAMPLE) |
| DATA | $>0380$ | HEX VALUE OF RTWP OP CODE |

*PROGRAM POINTER TO 2-WORD VECTORS TO INTERRUPT SERVICE ROUTINE (EXAMPLE) AORG $\quad>$ FAOO
DATA $\quad>$ FBOO WP OF INTERRUPT SERVICE ROUTINE (EXAMPLE) DATA $\quad>$ FAO4 PC OF INTERRUPT SERVICE ROUTINE (EXAMPLE)
*INT1 ISR FOLLOWS (BEGINS AT M.A. FA04)
The interrupt service routine which begins at M.A. FA04 16 will terminate with an RTWP instruction.

### 5.9.1.2 XOP Linking Area

The XOP linking area contains seven words ( 14 bytes), of which the first two and the fourth words must be programmed by the user. Each XOP vector pair contains the pointer to the new WP (in the first word) and a pointer to the new PC (in the second word) which points to the first instruction to be executed.

In the seven-word XOP linking area, the first word is the destination of the XOP PC vector. The last three words are the final three registers (R13, R14, and R15) of the linking area workspace which will contain the return vectors back to the program that called the XOP. The third word of the seven-word area is R11, which contains the parameter being passed to the XOP service routine. This is shown in Figure 5-13.

For example, when XOP2 is executed, the PC vector points to the BLWP instruction shown at M.A. FF5A ${ }_{16}$ in Figure 5-13. This executes, transferring control to the preprogrammed WP and PC values at the address in the next word (YYYY as shown in Figure 5-13). To obtain the parameter passed to R11 of the vector WP (M.A. FF5E 16 in Figure 5-13), use the following code in the XOP service routine:

MOV *R14+,R1 MOVE PARAMETER TO R1
This moves the parameter to R1 from the old R11 (the old PC value in R14 was pointing to this address following the BLWP instruction immediately above it, effectively to R11), and increments the XOP service routine PC value in its R14 to the RTWP instruction at M.A. $\mathrm{FF}_{6} \mathrm{H}_{16}$. Thus an RTWP return from the XOP service routine will branch back to the RTWP instruction at $\mathrm{FF}^{60} 16$ which returns control back to the instruction following the XOP.

EXAMPLE USING XOP 2 LINKING AREA (WP FF48, PC FFSA)


Figure 5-13. Seven-Word XOP Interrupt Linking Area

In summary, the seven-word XOP linking area can be programmed as follows:

- Determine the value of the $P C$ vector for the $X O P$ as shown in Table 5-4.
- The PC value will point to the first word of the seven-word linkgge area. The user must program three of the first four words of this area respectively with 042016 for a BLWP instruction, the address of the two-word vector that points to the XOP service routine, ignore the third word, and $0380_{16}$ for an RTWP instruction in the fourth word.
- At the address of the BLWP destination in the second word, place the WP and $P C$ values respectively to the XOP service routine.

An example of coding to program the XOP linkage for XOP 2 as shown in Figure 5-13 is as follows:

| *PROGRAM POINTER TO XOP | SERVICE ROUTINE AT XOP2 LINK AREA |  |
| :---: | :---: | :--- |
| AORG | $>$ FF5A | XOP2 PC VECTOR ADDRESS |
| DATA | $>0420$ | HEX VALUE OF BLWP CODE |
| DATA | $>$ FAOO | LOCATION OF 2-WORD VECTORS TO XSR (EXAMPLE) |
| DATA | 0 | IGNORE |
| DATA | $>0380$ | HEX VALUE OF RTWP CODE |

*PROGRAM POINTER TO 2-WORD VECTORS TO XOP2 SERVICE ROUTINE (EXAMPLE) AORG $\quad>$ FAOO LOCATION OF VECTORS
DATA $\quad>$ FBOO WP OF XOP SERVICE ROUTINE (EXAMPLE)
DATA >FAO4 PC OF XOP SERVICE ROUTINE (EXAMPLE
*XSR CODE FOLLOWS (BEGINS AT M.A. FAO4)
At the XOP service routine, the following code uses the PC return value (in R14 of the XOP service routine workspace) to obtain the parameter in R11 (in the link area) as well as set the return PC value in R14 (in the XOP service routine workspace) to the RTWP in the link area:

MOV *R14+,R1 MOVE OLD R11 CONTENTS TO R1 OF XOP SERVICE ROUTINE
Now R14 points to the RTWP instruction in the link area. The last instruction in the XOP service routine is RTWP. RTWP execution causes a return to the link area where a second RTWP executes, returning control to the next instruction following the XOP.

### 5.9.2 TMS 9901 INTERVAL TIMER INTERRUPT PROGRAM

A detailed discussion of the TMS 9901 interval timer can be found in the TMS 9901 dat manual. There are several possible sequences of coding that can program and enable th interrupt 3 interval timer, and since the timer has a maximum period of 349 milliseconds before issuing an interrupt, the programmer must decide whether to set the interval period in the calling program or in the code handling the interrupt. If the interrupt period desired is longer than 349 milliseconds, then it may be advantageous to reset the timer in the interrupt subroutine which also triggers the interrupt and returns control back to the interrupted program. In any case, the timer must be initially set and triggered following the general sequence below:

1. Set the CRU address of the TMS 9901 in bits 3 to 14 of R12.
2. Set up the interrupt 3 linking area.
3. Enable the clock interrupt at the TMS 9901 (interrupt 3).
4. Set the Status Register interrupt mask to a value of 3 or greater.
5. Set a register to the value of the interval desired (bits 1 to 14) with bit 15 set to one to enable the clock as shown in Figure 5-14. This figure shows the code and a representation of the CRU for setting a time of 250 milliseconds and for setting the TMS 9901 to the clock mode. The first bit serially brought in on the CRU will be a value of one in bit 15 of the register which sets the TMS 9901 to the clock mode; successive bits ( 1 to 14) then set the clock interval value. The final bit brought in triggers the timer.
6. When the interrupt occurs, the interrupt handler must reset the interrupt at the TMS 9901 before returning to the interrupted program.

| LI | R12, $>100$ | CRU ADDRESS OF TMS $9901(2 \times>80=>100)$. |
| :--- | :--- | :--- |
| LI | R1. $>$ 5BBF | CLOCK, $>2 D C 7$ COUNTS, AND SET CLOCK MODE BIT |
| LDCA | R1, 15 | SET CLOCK VALUE AT CLOCK REGISTER |



NOTE:
THE FIRST SERIAL INPUT FROM CRU (A ONE IN BIT 15 OF RII SETS CLOCK MODE. LAST INPUT TO CLOCK REGISTER ICLK1 TO CLK14) STARTS THE CLOCK.

The clock decrements the value set in step 5 at the rate of o/64 (approximately 46,875 Hz with a 3 MHz clock). The maximum interval register value of all ones in 14 bits $(16,383)$ takes approximately 349 milliseconds to decrement to zero.

The code in Figure 5-15 is an example of a code to set up and call the TMS 9901 interval timer and also the code of the interrupt handling subroutine. Note that the calling program first clears the counting register (RO) of the interrupt workspace. Then it sets up the interrupt masks at the TMS 9901 and TMS 9900 after setting the TMS 9901 address in R12. Then the calling program sets an initial value in the timer register (CLK1 to CLK14 as shown in the TMS 9901 data manual). Because the desired output on the terminal is a message every 15 seconds, a minimum interval is set in the calling program while the interrupt handler is responsible for setting the time and clearing the interrupt after it occurs. The handler keeps a count of the intervals to determine the 15 seconds.

At the bottom of the figure is the interrupt linking area. Since all the code in this figure is loaded as if at absolute memory address values (using the AORG assembler directive) data statements are used here at the appropriate memory address. This program can be loaded and executed by placing the machine-language assembler output in the third column at the address shown in the second column. Then execute with the program start at M.A. FDOO16.

The TMS 9901 can also be used as an event timer by starting the counter at the beginning of an interval and reading the counter after the event has occurred. To read the current value in the counter, the TMS 9901 must be taken out of the clock mode and put into the interrupt mode for at least 21.4 usec ( 1 TMS 9901 clock period). After that, putting the 9901 back into clock mode and reading the clock/int mask bits gives the current clock value (elapsed bit count divided by 46,875 equals elapsed time in seconds).
5.9.3 EXAMPLE OF PROGRAMMING TIMER INTERRUPTS FOR TMS 9901 AND TMS 9902

This subsection explains how to use the interrupt vector scheme to program the TMS 9901 and TMS 9902 timers. These timers use, respectively, interrupts 3 and 4 to trap to interrupt service routines following timer countdown.

The program described in the following paragraphs is an example that does the following:

- Initializes the interrupt linking areas for the TMS 9901 and TMS 9902 timers (interrupts 3 and 4 respectively).
- Loads the timers with interval values.
- Triggers the timers which cause interrupts when the countdown is complete.
- Contains interrupt service routines (ISR's) which execute when interrupts 3 or 4 are executed.
- Provides modules that perform hexadecimal-to-decimal conversions and decimal-to-hexadecimal conversions.

The individual modules of this program are summarized in Table 5-6. Please read these descriptions before continuing. The listing of this example program is provided in Figure 5-16, sheets 1 to 12.


Figure 5-15. Example of Code to Run TMS 9901 Interval Timer (Sheet 1 of 2)

```
0046 FE1A 1E00 SEZ O G901 TO INTERRUFTT MOLIE
O047 FE1C 1D03 SBO 3
CLEAR INTERRUPT AFTER EXECUITED
0048 FEIE 0300 LIMI 3
    RESET INT MASK: AT TMS 9%OO
    RETURN TO CALLING FRGGRAM
    WRITE MESGAGE
    RESET TIMER COUNT
0051 FE28 04C0
CLR RO
0052 FE2A 0460
    FE2C FE04
0053 FE2E 31
    FE2F :35
    FE3O 20
    FE31 5:3
    FE32 45
    FE3:3 43
    FE34 4F
    FE35 4E
    FE36 44
    FE:37 53
    FE3S 20
    FE39 48
    FE3A 41
    FE3B 56
    FESC 45
    FE3D 20
    FESE 45
    FE3F 4C
    FE4O 41
    FE41 50
    FE42 53
    FE4:3 4.5
    FE44 44
    FE45 2E
0054 FE46 0707
    FE48 0707
0055 FE4A 00
0056
0057
0058
0059 FFAA AORG >FFAA
0060 FFAA 0420 DATA >0420
0061 FFAC FEOO DATA >FEOO
BLWP VECTORS LOCATION
D062 FFAE 0380 DATA >0380
0063
                            *
```

LIATA $>0707,>0707$

BYTE O
BELLS
END OF MESSAGE DELIMITER

* INTERRUPT LINK AREA PROGRAMMING

AORG >FFAA BEGIN ASSEMBLY AT M.A. フFFAA
DATA >0420
DATA $>0380$
END

0000 ERRORS

NOTE: As an exercise, the user can load and execute this code: (1) load the machine code values shown in column 3 into the memory locations shown in column 2, or (2) reassemble : if the Line-ByLine Assembler (LBLA) is used, substitute the slath command for the AORG directive and follow the DATA and TEXT statement conventions for the LBLA. Execute using the E TIBUG command.

Figure 5-15. Example of Code to Run TMS 9901 Interval Timer (Sheet 2 of 2)

| Module | $\begin{aligned} & \frac{\text { Sheet Number }}{\text { of Figure } 5-16} \\ & \hline \end{aligned}$ | Program Description |
| :---: | :---: | :---: |
| Interrupt Link | 1 | This module sets up the interrupt linkage areas for interrupts 3 and 4, loads vectors pointing to Module REALCK for interrupt 3 and to Module KYBDSC for interrupt 4. This is the first program called, and it calls Module User Start. |
| User Start | 2 to 4 | "User Start" routine; this is the start of the general user control program. This contains mainline code to the timers, and calls KYINIT before starting the timers. |
| Timer, TMS 9901 | 5 | This module sets TMS 9901 timer to specified value, starts countdown (countdown completion causes interrupt through interrupt level 3). |
| Timer, TMS 9902 | 6 | This module sets TMS 9902 timer of local I/O port to specified value, starts countdown (countdown completion causes interrupt through interrupt 4). |
| Real Time Clock ISR | 7 and 8 | This Real-Time Clock routine is the Interrupt Service Routine (ISR) for interrupt 3. It accumulates counts at one-fifth second intervals to keep a real time clock count; time values are initialized by User Start. |
| Keyboard Initialization | 8 | This module initializes I/O buffer for keyboard input. |
| Keyboard Scan ISR | 9 and 10 | This is the Keyboard Scan Routine ISR for interrupt 4. It polls the keyboard unit for a new character, and then puts the character in buffer. Backspace and delete monitoring is provided. |
| Hex/Decimal Conversions | 11 and 12 | These modules convert decimal numbers to hexadecimal equivalents (sheet 11) and hexadecimal numbers to decimal equivalents (sheet 12). |

5.9.3.1 Interrupt Linking Area Set-Up (Figure 5-16, Sheet 1)

This module sets up the interrupt linking areas that point to the two interrupt service routines for the timers in the TMS 9901 and TMS 9902. The workspace for this module is the space just below the INT3 and INT4 linking areas. Since this example uses only interrupts 3 and 4, the linking areas for interrupts 1, 2, and 5 through 15 are free space.

### 5.9.3.2 User Start Program (Figure 5-16, Sheets 2, 3, 4)

This module organizes the other modules into a user program. It sets up control functions and calls other modules in a prescribed sequence. This program receives control after the interrupt linking areas are initialized as described in paragraph 5.9.2.1. It then sets the timing values for the TMS 9901 timer and begins the countdown by a BLWP @TIMEO1. It also calls the keyboard initialization module (BLWP eKYINIT) which calls the TMS 9902 set and execute module (BLWP @TIMEO2).

NOTE
This User Start Program is for example purposes, and is intended only as a vehicle to demonstrate usage of the following subroutine modules.

### 5.9.3.3 TMS 9901 Timer Set Routine (Figure 5-16, Sheet 5)

This module sets and executes the interval timer of the TMS 9901. The calling routine specifies the number of 21.333 -microsecond periods (at 3 MHz ) to be counted by loading its own register 0. The TIMEO1 routine then picks this number (limited to 14 bits) by indirect addressing through R13 (return WP value $=$ RO). It shifts it while in R9, supplies the correct control bit (bit $0=1$ by ORing), starts the timer (LDCR instruction) and enables the interrupt. Control returns to the calling program, which will be interrupted by the timer interrupt when the count reaches zero. The calling sequence to the timer set routine is:

| LI | RO, 9375 | 1/5TH SECOND |
| :--- | :--- | :--- |
| BLWP | OTIME01 | SET TIMER |

The interrupt service routine for interrupt 3 is in paragraph 5.9.3.5.
5.9.3.4 TMS 9902 Timer Set Routine (Figure 5-16, Sheet 6)

This module sets and executes interval timer of the TMS 9902. The calling routine specifies (in its own register 0) the number of 64 microsecond periods (at 3 MHz , with the TMS 9902's CLK4M control bit zeroed) to be counted before generating the interrupt. This routine then picks this number up (through WP return value in R13, old RO), puts it in the left byte of R9, sets the LDIR (Load Interval Register) flag to enable loading of the timer value, resets LDCTRL (Load Control Register) to bypass loading the control register, loads the timer which begins the count, and then enables interrupt 4 on the TMS 9901. Notice that the user must have a jumper plug between pins E2 and E3 for an interrupt to occur. Control returns to the calling program which will be interrupted by the timer sometime later (called ISR described in paragraph 5.9.3.6).
5.9.3.5 TMS 9901 24-Hour Real-Time Clock Service Routine (Figure 5-16, Sheet 7)

In this module, the TMS 9901 timer is used as a real time clock; an interrupt occurs every fifth of a second and a fractions counter is updated. The calling program initially sets the second-interval counter (R1) to 5 . Every five counts, the seconds counter is updated; every sixty seconds the minutes counter is updated, etc. Note that since the initial period (one-fifth second) is long, the execution time of this service routine is trivial from a system throughput standpoint. Note also that because this timer is associated with interrupt 3, it has higher priority than the TMS 9902 timer, which will be used for miscellaneous timing purposes in this example. This ensures the integrity of the real time clock recording the elapsed time from system initialization.
5.9.3.6 TMS 9902 Used To Poll Keyboard Service Routine (Figure 5-16, Sheets 9 and 10) In this module, the TMS 9902 timer is being used as a general purpose delay timer. The service routine samples an ASCII encoded keyboard's output, and if a set time has elapsed and a strobe change occurred, it reads the character. The time delay and strobe change ensure a new character has been sent from the keyboard. The strobe for any one character is assumed to last longer than the interval set in the timer for scanning, and a flag is used in the software to simulate an edge-triggered data capture condition. The ASCII encoded keyboard is assumed to be connected to the TMS 9901 through connector P4.

When the strobe goes from high to low, data is read, and the flag turned on. Only when the strobe goes high again is the flag reset and a new character can be received.

### 5.9.3.7 Decimal To Hexadecimal Conversion (Figure 5-16, Sheet 11)

This module is a sample decimal-to hexadecimal-conversion routine. The calling program places the least significant four digits in its register 0 , and the most significant (fifth) digit is right-justified in its register 1. A BLWP @DECHEX instruction gives control to the conversion routine.

The called routine isolates each decimal digit and uses it to index a loop which adds the proper place value ( $10,100,1000$, etc.) to the result register. As each digit is isolated, a table pointer is bumped through the decimal powers. The resultant hexadecimal number is returned to the caller routine's register 0 . The caller's register 1 is not disturbed.

### 5.9.3.8 Hexadecimal To Decimal Conversion (Figure 5-16, Sheet 12)

This module is a sample hexadecimal to decimal conversion routine. The calling routine places the hexadecimal number in its own register 0 , then performs a BLWP eHEXDEC. The converted result is placed back in the caller's register 0 (through address in R13), with a fifth digit (most significant) in register 1 of the calling program. Both registers in the calling program are always altered.

The routine repeatedly divides the number by 10 , and collects the remainders. These remainders, properly collected by the shift and SOC instructions, form the decimal number.


Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 1 of 12)


Figure 5-16. Example Program Using Timer Interrupts 3 And 4 (Sheet 2 of 12)

| 0037 | 004E | CE40 |  | MOV | O,*9+ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0088 | 0050 | 2FAO |  | WRIT | ecrlf |
|  | 0052 | 0100' |  |  |  |
| 0089 | 0054 | 0227 |  | AI | 7,12 |
|  | 0056 | 000\% |  |  |  |
| 0090 | 0058 | 0608 |  | DEC: | 8 |
| 0091 | 005A | $16 F 3$ |  | .JNE | LOOF 1 |
| 0092 | OOSC | 2F97 |  | WRIT | * 7 |
| 0093 | 005E | 2EC9 |  | FEAD | 7 |
| 0094 | 0060 | $2 F A O$ |  | WRIT | ECFLF |
|  | 0062 | $0100^{\circ}$ |  |  |  |
| 0095 | 0064 | 0200 |  | LI | 0,9375 |
|  | 0066 | 249F |  |  |  |
| 0096 | 006s | 0420 |  | ELWF | ETIMEO1 |
|  | 006A | $0104^{\circ}$ |  |  |  |
| 0097 | 006C: | 0201 |  | LI | 1,5 |
|  | 006E | 0005 |  |  |  |
| 0098 | 0070 | 02EO |  | LWF' I | MAINFG |
|  | 0072 | FFSS |  |  |  |
| 0099 | 0074 | 0420 |  | ELLWF | EKYINIT |
|  | 0076 | 0154* |  |  |  |
| 0100 | 0078 | C820 | WAIT | MOV | @KYELWF, ©KYELIWF |
|  | 0074 | FF18 |  |  |  |
|  | 007C | FFis |  |  |  |
| 0101 | 007E | 13 FL |  | IEQ | WAIT |
| 0102 | 0080 | 8320 |  | $\underline{C}$ | EKYEIUF, eTI |
|  | 0082 | FEFS |  |  |  |
|  | 0094 | OOFE* |  |  |  |
| 0103 | 0086 | 1305 |  | IEQ | TIME |
| 0104 | 0088 | 2 FAO |  | WFIT | ECRLF |
|  | OOBA | $0100^{\circ}$ |  |  |  |
| 0105 | o0sc | 2 FAO |  | WFIT | EKYEIIF |
|  | 008E | FEF 3 |  |  |  |
| 0106 | 0090 | 10 F 3 |  | JMF | WAIT |
| 0107 | 0092 | 0207 | TIME | LI | 7, CKFARM |
|  | 0094 | OOEC: |  |  |  |
| 0108 | 0096 | 0208 |  | LI | 8,5 |
|  | 0098 | 0005 |  |  |  |
| $010 \%$ | 009A | 0209 |  | LI | 9, CLKWF+4 |
|  | 009C: | FF3C |  |  |  |
| 0110 | 009E | $2 F 97$ | LOOF:2 | WRIT | * 7 |
| 0111 | OOAO | Cos9 |  | MOV | * $9+0$ |
| 0112 | OOAZ | 0420 |  | ELWF' | EHEXIES: |
|  | 00A4 | 0252* |  |  |  |
| 0113 | OOAG | 2E80 |  | HEXO | 0 |
| 0114 | OOAB | 2 FAO |  | WFIT | QCRLF |
|  | OOAA | $0100^{\circ}$ |  |  |  |
| 0115 | OOAC | 0227 |  | AI | 7,12 |
|  | OOAE | 000\% |  |  |  |
| 0116 | OOEO | 0609 |  | LIEC | $E$ |
| 0117 | OOB2 | 1675 |  | .INE | LOOP2 |
| 0118 | 0084 | 10E1 |  | .IMF | WAIT |
| 0119 | OOB6 | 2FAO | ERFOR | WRIT | QCFLF |
|  | OOES | $0100^{\circ}$ |  |  |  |

```
FIIT UALIE IN CLOIEK REGISTERS
DOL CARRIAGE FETIRN / LINE FEEII
NEXT FROMFT IN TABLE
GNE LESE TO GO
GO BACK IF NOT DONE
READIY, GET SET, GO !
USER RESFONSE STARTS CLOCE
NEW LINE
GNE-FIFTH SECOND INTERVALS
EET TIMEF
INTEFRUIFTS / EECONI
NOW LISE THIS FOUITINE'S FEGE
START SCANNING KEYBGARD
LOOK AT LINE FLAG
NOT LOMFLETE LINE YET
TIME REQUEST?
GI FFIINT REAL TIME
FINISH LINE
EFILL THE EUIFFER
WAIT FOR MORE TYFEI STUFF
FFOMPT STRINGS NOW HEALINGE
# IF ITEME
CLOLK FEGISTERS 2,3,4,5,6
FRINT HEALINGi
GET TIME FARM FFOM DLDCK
GQNVEFT BINAFYY TG DECIMAL
FFINT TIME
FINISH LINE
NEXT HEADINGG
GNE LESE TO GO
GO BACK IF NOT DONE
[IONE, GO WAIT
LOLE/ LF
```

[^2]| 0120 | OOBA 1003 |  |  | .JMF | LOOP 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0121 |  |  | * |  |  |
| 0122 |  |  | * | IIATA | LONETANTS |
| 0123 |  |  | * |  |  |
| 0124 | OOBC: | 53 | CTFAFM | TEXT | $\checkmark$ EECONDE |
| 0125 | 00 C 7 | 00 |  | BYTE | 0 |
| 0126 | 0008 | 451 |  | TEXT | MINIITE |
| 0127 | 00ns | 00 |  | BYTE | 0 |
| 0126 | OOLS | 48 |  | TEXT | HOUR |
| 0129 | OODF | 00 |  | BYTE | 0 |
| 0130 | OOEO | 44 |  | TEXT | day nlumber |
| 0131 | OOEE | 00 |  | BYTE | O |
| 0132 | OOEC | 59 |  | TEXT | YEAR |
| 0133 | OOF7 | 00 |  | BYTE | 0 |
| 0134 | OOFS | 47 |  | TEXT | 60\% |
| 0135 | OOFD | 00 |  | BYTE | 0 |
| 0136 | OOFE | 54 | TI | TEXT | TI' |
| 0137 | 0100 | OLI | CFLF | BYTE | DD, $2 \mathrm{~A}, \mathrm{O}$ |
|  | 0101 | OA |  |  |  |
|  | 0102 | 00 |  |  |  |

Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 4 of 12)



Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 6 of 12)


Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 7 of 12)


Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 8 of 12)


Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 9 of 12)


| $0310$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0311 \\ & 0312 \end{aligned}$ |  |  | * | DECIMAL TO HEXADECIMAL CONVERSION ROUTINE |  |  |
|  |  |  |  |  |  |  |
| 0313 | 020A | FF78 | DECHEX | DATA >FF78, DECH1 |  |  |
|  | 020C | 020E |  |  |  |  |
| 0314 | 020E | C03L | DECHI | MOV | * $13+, 0$ | GET 4 LSD'S |
| 0315 | 0210 | C05D |  | MOV | *13,1 | GET 1 MSD |
| 0316 | 0212 | 064D |  | DEC:T | 13 | RESTORE OLD WP |
| 0317 | 0214 | 0202 |  | LI | 2,4 | SET UP COUNTER |
|  | 0216 | 0004 |  |  |  |  |
| 0318 | 0218 | 0203 |  | LI | 3,MLILT | ADIRESS OF MULTIPLY TABLE |
|  | 021A | 0248' |  |  |  |  |
| 0319 | 021C | 04 C 4 |  | CLR | 4 | CLEAR SUM |
| 0320 | 021E | C173 | DECH2 | MOV | * $3+, 5$ | GET MULTIPLIER |
| 0321 | 0220 | C180 |  | MOV | 0,6 | COFY GVER INPUT |
| 0322 | 0222 | 0246 |  | ANDI | G, 3 F | STRIP WANTED DIGIT |
|  | 0224 | 000F |  |  |  |  |
| 0323 | 0226 | C.186 |  | MOV | 6.6 | IS NEW DIGIT ZERO ? |
| 0324 | 0228 | 1303 |  | JEQ | DECH4 | YES, SKIP ADDITIONS |
| 0325 | 022A | A105 | LECH3 | A | 5,4 | ALD INTO SUM |
| 0326 | 022C | 0606 |  | DEC | 6 | DECREMENT COUNTER |
| 0327 | O22E | 16 FI |  | JNE | DECH3 | IF NOT DONE, JUMP BACK |
| 0.323 | 0230 | 0940 | DECH4 | SRL | 0,4 | MOVE NEXT DIGIT OVER |
| 0329 | 0232 | 06.02 |  | DEC: | 2 | DECREMENT IIGIT COUNTER |
| 0330 | 0234 | $16 F 4$ |  | -INE | DECH2 | IF NOT ALL DIGITS, JUMP |
| 0331 | 0236 | 0241 |  | ANDI | 1, >F | LOOK: AT MSI GNLY |
|  | 0233 | 000F |  |  |  |  |
| 0332 | 023A | 1304 |  | IEQ | DECHE | IF ZERO, EXIT |
| 0333 | 02:3C | C153 |  | MOV | *3,5 | GET 10 K VALUE |
| 0334 | 023E | A105 | DECHS | A | 5,4 | AIID IT ON |
| 0.335 | 0240 | 0601 |  | DEC | 1 | DECREMENT THE COUNTER |
| 0336 | 0242 | 16 FI |  | INE | DECH5 | IF NOT ZERO, JLMP |
| 0337 | 0244 | C744 | DECH6 | MOV | 4, \#13 | PIIT DATA IN OLD REGS. |
| 0338 | 0246 | 0380 |  | RTWP |  | RETURN |
| 0337 | 0248 | 0001 | MULT | DATA | 1,10,100,100 |  |
|  | 024A | 000A |  |  |  |  |
|  | 024C | 0064 |  |  |  |  |
|  | 024E | 03E8 |  |  |  |  |
|  | 0250 | 2710 |  |  |  |  |

Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 11 of 12)


[^3]5-10 MOVE BLOCK FOLLOWING PASSING OF PARAMETERS
The coding in Figure $5-17$ is an example of a called subroutine that will move a block of data from one location to another. The three parameters of (1) move-from address (2) move-to address, and (3) length of block are provided to the subroutine eith through registers 0 to 2 , or by the three words following the calling program's BLWr insruction, or by a combination of both. The block move subroutine first interrogates the words following the calling program's BLWP instruction; if a zero is found, it looks in a register for the parameter. In Figure 5-17, the calling program provides the move-from and block length parameters in registers, and the move-to parameter in the second word following the BLWP instruction.


Figure 5-17. Move Block of Bytes Example Subroutine
5.11 BLOCK COMPARE SUBROUTINE

Figure 5-18 shows a sample block-compare subroutine which accepts three parameters from the calling program, in the same manner as the block-move subroutine (paragraph 5.10.1). This compare subroutine inspects two strings, comparing successive bytes until an unequal byte is found or until the specified string length is exhausted. The Status Register bits in register 15 are updated accordingly, and the subroutine returns to the calling routine with the altered status bits, which may be used immediately for conditional jumps.

The sample calling program is at the top of Figure 5-18. Note that the conditional jumps follow directly after the calling code, so the calling program simply compares (through the subroutine) and jumps, in the normal programming manner.


## Figure 5-18. Compare Blocks of Bytes Example Subroutine

The Unit ID switch is a very versatile piece of hardware. The practical uses of this small device are limited only by the imagination. The proper way to read the switch settings is shown in Figure 5-19.

One example use of the switch is in a multidrop environment where each board on the communications line is assigned an ID number through the settings on the switch. The same software can be used in all the boards in the system, instead of having to maintain up to 32 separate copies, each unique only in an I.D. field. Figure 5-20 shows an example program segment in a communications routine.

Another example for use is in systems configuration. Whereas the main communications port (P2) is designed for use specifically for a terminal, the auxiliary communications port (P3) is a general purpose RS-232 port and can be connected to modems, serial line printers, device interfaces such as cassette or floppy disk controllers, etc., as well as terminals. The switch can be set to indicate the nature and baud rate of the device attached to the remote port. Figure 5-21 shows a program segment example.

### 5.13 CRU ADDRESSABLE LED

The light-emitting diode (LED) DS1 on the TM 990/101M is addressable through the CRU at sof tware base address $0000_{16}$. Writing a zero to the LED turns it on and writing a one turns it off. Figure 5-22 shows a sample routine to blink the LED on and off once a second, using the TMS 9901 timer. The LED is on for one-quarter second and of for three-quarters of a second.
5.14 CRU ADDRESSABLE LED

The TIBUG XOP routines (XOP 8 to 14) are written to accomplish input and output through a TMS 9902. When the TIBUG monitor is entered, the address for all I/O is directed to the main TMS 9902 (through connector P2). Any time a user progran( branches back into TIBUG at address $0080_{16}$ or when a RESET function is activated, the CRU address is set to the main TMS 9902. However, a user program may use all of the above-mentioned XOP calls to program any TMS 9902 in the system by first moving the software base address of the desired TMS 9902 into R12 of the I/O routines; this register is located at M.A. FFDE 16 . In other words, move the software base address for the TMS 9902 (board addresses shown in Table 5-3) into memory address FFDE 16 . Figure $5-23$ is an example where both serial I/O ports of the TM 990/101M are activated for conversation to each other. Two terminals are assumed to be connected, one to each port, and the operators may type messages to each other. This principle can be expanded to support any of a number of TMS 9902 -controlled serial I/O ports. (A variety of custom line interfaces may be used with a TMS 9902.)

The write character XOP service routine first ensures that the Request-to-Sent signal is active. This signal is not deactivated by TIBUG so that modem users will retain their data carrier. If a modem user wishes to drop the data carrier, the affected TMS 9902 must be addressed by the user program, and then the Request-to-Send signal is deactivated through the CRU.

Only the main TMS 9902, at CRU software base address 008016 is initialized by TIBUG; other TMS 9902's in a system must be initialized by the user. Note the first portion of the example program in Figure 5-23. Part of TIBUG's initialization is to sense the baud rate of the attached terminal. If the baud rate is 110,300 , or 1200 baud, then the XOP routine waits 200 milliseconds after transmitting a carriage return. In addition, 1200 baud causes every character transmitted to be followed by 25 milliseconds of delay time. Only at 2400 and 9600 baud are characters transmitted without delays.

For 110, 300, and 1200 baud, the monitor ASRFLAG is set to one to cause a wait state following writing of a carriage return. If the TIBUG I/O XOP routines are used for other I/O ports, the state of the monitor's ASRFLAG will also govern delay loops used by the Write Character XOP. The user should then swap out the contents of the ASRFLAG (memory address $\operatorname{FFF} 4_{16}$ ) with one of the three values of ASRFLAG as listed in Table 5-7.

SWITCH 5 LSB WHEN READ


NOTE
If all five switch settings are stored (using CRU), switch 1 would be the MSB and switch 5 would be the LSB. For example, if switch 1 was set to OFF, and the others set to $O N$, storage of the five settings would be represented by 1016 or $10000_{2}$. Code to store the switch contents in register 0 is shown below:
*READING THE DIP SWITCH

| CLR | R0 |
| :--- | :--- |
| LI | R12,>40 |
| STCR | R0,5 |

CLEAR HOLDING AREA
LI R12,>40
DIP SWITCH ADDRESS
STCR RO,5 SWITCH VALUES IN REGISTER 0

Figure 5-19. Reading the DIP Switch

```
* MHTIOROF SYSTEM WITH DTF SWETOH
* FEGIETER 1 CONTAINE DEETFED IN vAlUE
    GF FO GlEAR HOLIING OREA
    LI FIE,NO LIF EUITGH GLDRESE
    GTEFO.S SWTTH VOLUES IN FEG.:
    C RO.R1 IS MESENGE FOR ME?
    IEQ FRIDES YES, GO FFOLESS IT
    glWF gClfBuF NO ClE\capR BUFFER
    RTWF FETUFNN BAOE TO FESEHELULE
```

Figure 5-20. Example Code The Check Board ID at DIP Switch
for Multidrop Environment

```
* EYGTEME CONFTGURATTON EXAMFLE
    CLR RO GLEAF HOLIING AFEA
    LI FiL,940 EIF SWITCH EFU OLDRESE
    ETCR RO,S EWITGH UNLUES IN REG. O
    LI R1,>10 LOND "I" BIT FOR WALKIHG EMHFO
    IZ F1,FO IS REMOTE FORT UEED?
    INE NOTUZD NO, ,ILMF DUT OF ROUITINE
    GRL FI,1 SET TO $OE FOR CHECK
    EZE R1,RO IDE: IS TERMINAL EONNECTED?
```



```
    ERL. R1,1 NO, SET TO 2O4 FOR CHECK
    GZC R1,RO INS: MONEM CONNECTEI?
    UEQ MODEM YES, ID4, IDS = MODEM TYFE
    ERL R1,1 NO, SET TO OOZ TO CHECK ILM
    EZE R1,RO IDA: I/O DEVICE CONTROLLER?
    WEG IOLIEV YES, IDE, 1 = TAFE, O == FLOFPY
    SRL R1:1
    EZE R1,RO
    JEQ FRNTR
    XOF ESYSERR,14
    NO, SET TO >O1 TO CHECK ILI4
    INE: SERIAL LINE FRINTER?
    YES
    NO, FRINT ERROR MESEAGE
BECAUSE WRONG SWITCH SETTINGG
```

ELINK TXMIRA $936227 * *$ 16:02:2 $\quad$ FAGE OOOI


Figure 5-22. Coding Example to Blink L.E.D. On and OFF (Sheet 1 of 2 )


0000 EFRROFE


[^4]| 0050 | 00ミA | 1001 |
| :---: | :---: | :---: |
| 0051 | 0036 | 0582 |
| 0052 |  |  |
| 0053 | 00:3E | C820 |
|  | 0040 | OOAO |
|  | 0042 | FFDE |
| 0054 | 0044 | COEO |
|  | 0046 | FFF4 |
| 005 | 0045 | C002 |
|  | 004A | FFF4 |
| 0056 | 004C | 2 F 40 |
| 0057 | 004E | 2 FAO |
|  | 0050 | 0087 |
| 0058 | 0052 | CS20 |
|  | 0054 | $00 \% \mathrm{E}$ |
|  | 0056 | FFIE |
| 0059 | 0058 | C803 |
|  | 005A | FFF4 |
| 0060 | 0050 | 2 FAO |
|  | 005E | 0087 |



Figure 5-23. Example Program to Converse Through
Main and Auxiliary TMS 9902's (Sheet 2 of 3)


0000 ERFOR:

Figure 5-23. Example Program to Converse Through Main and Auxiliary TMS 9902's (Sheet 3 of 3)

| ASRFLAG <br> Value* | Recommended Baud Rate | Description/Recommendations |
| :--- | :---: | :--- |
| Positive No. | 2400,9600 | No delays. Use for CRT's, modems. <br> Zero |
| Negative No. | 110,300 | Carriage Return Delay only. Use for hardcopy <br> terminals. <br> Carriage Return and Character padding delays. <br> Use with "T" command if terminal is not a <br> TI 733. |

*ASRFLAG located in RAM at M.A. FFF4 16

## SECTION 6

THEORY OF OPERATION
6.1 GENERAL

This section presents the theory of operation of the TM 990/101M microcomputer. Information in the following manuals can be used to supplement material in this section:

- TMS 9900 Microprocessor Data Manual
- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communications Controller Data Manual
- TTL Data Book, Second Edition
- Bipolar Microcomputer Components Data Book
- The MOS Memory Data Book.

Figure 6-1 shows a block diagram of the TM 990/101M, highlighting the four major buses:

- Address bus
- Control bus
- Data bus
- Communications register unit (CRU) bus

In normal operation the TMS 9900 microprocessor commands the address bus and most of the control bus; the data bus is bidirectional, driven by both the microprocessor and the memory devices. The two-line CRU bus is not bidirectional; the serial output line is microprocessor driven and the serial input line is driven by the CRU device.

The major features of the $\mathrm{TM} 990 / 101 \mathrm{M}$ microcomputer board are the clock driver, the microprocessor, the TMS 9901, the two TMS 9902's and peripheral circuitry, the bidirectional and normal backplane buffers, the EPROM, the RAM, the additional CRU devices, and the miscellaneous signals. These features are discussed in the following paragraphs of this section.
6.2 POWER SPECIFICATIONS

Approximate power values required by the TM 990/101M-1 are listed in the following table:

|  | Current |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | +12 V | +5 V | +12 V |
| Typical | 0.2 A | 1.8 A | 0.25 A | 15.0 W |
| Maximum | 0.35 A | 2.5 A | 0.3 A | 19.7 W |



The supply -5 V is derived on the board by the UA7905 regulator from the -12 V line supplied from off board. The $-5 V$ supply is used primarily by the TMS 9900 microprocessor and the TMS 2708/2716 EPROM's for back-biasing the substrate, and by the multidrop interface as a supply voltage. The -12 V supply is used for the EIA line drivers as well as for supplying the voltage to the -5 V regulator.

The +12 V supply is used by the TMS 9900 microprocessor and the TMS 2708/2716 EPROM's as the main voltage supply since these are MOS parts. The +12 V also is used for the EIA line drivers.

All integrated circuits on the board, except the EIA line drivers, use the +5 V supply, and because of the heavy load this voltage is not derived by an on-board regulator but must be supplied from off the board. The MOS parts use this supply for TTL compatibility, and, in fact, the TMS 9901, 9902, 9903 , and 4045 use only this voltage for supply since they contain internal charge pumps, eliminating the need for -5 or +12 V in their operation.

Table 6-1 lists the pin assignments of each integrated circuit for the supply voltages each uses.

## Table 6-1. Device Supply Voltage Pin Assignments

| Device | SUPPLY VOLTAGES TO PIN NUMBER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | -12V | -5V | GND | +5V | +12V |
| TMS 9900 |  | 1 | 26,40 | 2,59 | 27 |
| TMS 9901 |  |  | 16 | 40 |  |
| TMS 9902 |  |  | 9 | 18 |  |
| TMS 9902/03 socket |  |  | 9 | 20 |  |
| TMS 9904 |  |  | 3,10 | 20 | 13 |
| TMS 4045 |  |  | 9 | 18 |  |
| TMS 2708/2716 |  | 21 | 12 | 24 | 19 |
| 74LS241, 74LS245 |  |  | 10 | 20 |  |
| 75188 | 1 |  | 7 |  | 14 |
| 75189 |  |  | 7 | 14 |  |
| 75154 |  |  | 8 | 15 |  |
| 75107 |  |  | 7 | 14 |  |
| 75112 |  | 11 | 7 | 14 |  |
| 74LS 138, 153, 251, 259; 74S287 |  |  | 8 | 16 |  |
| 74LSXX |  |  | 7 | 14 |  |

6.3 SYSTEM STRUCTURE

The block diagram in Figure 6-1 shows the system structure of the TM 990/101M microcomputer board. The microcomputer design centers around five buses: power, control, address, data, and CRU. The major blocks of the system are the processor, the miscellaneous control signals, address decoding, on-board memory, the TMS 9901, and two TMS 9902 serial ports, and the miscellaneous CRU devices.

Functionally, these major blocks represent the processing, memory and I/O portions of the microcomputer.

Throughout the remainder of this section, each block's function is discussed, grouping the explanations into three categories: processing, memory, and I/O. The first subject is the buses since the buses tie all the blocks together.

The power bus is explained in paragraph 6.2 above, so the following paragraph deals with the remaining buses.

### 6.4 SYSTEM BUSES

The four major buses are subdivided by function in Table 6-2. By referring to the schematics in Appendix $G$, each random logic line as well as the bus lines can all be traced. All bus signals appear on connector P1.

### 6.4.1 ADDRESS BUS

The 16 -line address bus consists of lines AO through A15. Only 15 of these, AO through A14, are normally used for addressing memory. Memory access deals with a 16 -bit word, and A15, the byte address bit, is not brought out of the TMS 9900 since byte operations are handled by fetching a 16 -bit word into the processor, and modifying the addressed byte, rewriting the 16 -bit word back to memory if necessary. Therefore, A15 appears only on connector P1 and is grounded to show a zero off-board, thereby fetching words on even address boundaries.

On the board the address lines are routed to the address decoding PROM which, with MEMEN, selects on-board memory if the address presented lies within the limits of the memory map programmed into the PROM.

Lines AO, A1, and A2 also are routed to the 74 LS 138 external instruction decoder where, upon a CRUCLK pulse, the state of the address lines determines whether a CRU operation ( $A 0, A 1, A 2=0$ ) or an external instruction is occurring. This leaves A3 through A14 for CRU addressing; A3 through A14 are routed to the I/0 decode logic and the CRU devices.

### 6.4.2 DATA BUS

The data bus consists of 16 bidirectional lines which are routed from the processor to the on-board memory and to the bidirectional buffers for off-board use. DO is the most significant bit, and D15 is the least significant bit.

### 6.4.3 CRU BUS

The three lines in the CRU bus are CRUIN, CRUOUT, and CRUCLK. Whenever an address is present on the address bus and MEMEN is not also active, a CRU operation is assumed. Note that even if some CRU device responds to the address bus while it changes value or is in any way invalid, no harm is done because the data presented to CRUIN by the addressed device will be ignored by the processor. Since the processor will poll CRUIN only when required, CRU address decoding is simplified.

| Signal | Functional Device Connections |
| :---: | :---: |
| $\begin{aligned} & \frac{\text { Address Bus }}{\text { A0, A1, A2 }} \\ & \text { A3, A4 } \\ & \text { A5, A6, A7, A8, A9 } \\ & \text { A10, A11, A12 } \\ & \text { A13, A14 } \\ & \text { (A15. B) } \end{aligned}$ | Addres.s decode PROM, external instruction decode Adiress decode PROM, CRU decode logic, TMS 2716 EPROM CRU decode logic, all memory devices <br> All meinory devices, TMS 9901, TMS 9902/3, one 74LS251 <br> All memory devices, TMS 9901, TMS 9902/3, both 74LS251's <br> Byte indicator: always zero, off-board signal only |
| $\begin{aligned} & \text { Data Bus } \\ & \hline \text { D0-D7 } \\ & \text { D8-D15 } \end{aligned}$ | Most significant byte, 1 EPROM/byte, 2 TMS 4045/byte Least significant byte, 1 EPROM/byte, 2 TMS 4045/byte |
| $\begin{aligned} & \text { CRU BuS } \\ & \hline \text { CRUTN } \\ & \text { CRUOUT } \\ & \text { CRUCLKB } \end{aligned}$ | CRU input line, TMS 9901, TMS 9902/3, 74LS251 (TIM9905) CRU output line, TMS 9901, TMS 9902/3 74LS259 (TIM9906) CRU clock, TMS 9901, TMS 9902/3, 74LS251 (TIM9905), 7HLS259 (TIM9906), Edge-triggered logic |
| Control Bus <br> MEMEN <br> DBIN <br> WE <br> MEMCYC <br> READY | Memory control: address decode PROM <br> Memory control: RAM decode logic, data bus buffer control <br> Memory control: RAM decode logic, all TMS 4045 RAM's <br> Memory control: off-board only <br> Memory control: slow EPROM logic, off-board WAIT state |
| ```Auxiliary Contro \(\overline{\phi 1}, \bar{\phi} 3\) EXTCLK.B, CLK.B PRES.B, \(\overline{\text { RESTART. }}\), \(\overline{\mathrm{RST}}, \overline{\mathrm{LOAD}}, \overline{\mathrm{IORST}} \mathrm{B}\) INT1-INT6 INT7-INT15 HOLD, HOLDA IAQ``` | Clock: TMS 9901, TMS 9902/3, RESET/LOAD logic <br> Clock: off-board only <br> RESET/LOAD logic, TMS 9900, TMS 9901 <br> Interrupt Control: dedicated TMS 9901 <br> Interrupt Control: shared I/O, TMS 9901 <br> Address, Data, Memory Control for DMA: TMS 9900 <br> Miscellaneous: TMS 9900 |

When an address is present on the address bus and MEMEN is not active and if AD, A1, and $A 2$ are all zero, the CRUCLK pulse is gated through the external instruction decoder, and any data on CRUOUT is strobed into the addressed CRU device. This is a CRU output operation, and it is distinct from an input operation in that CRUCLK active during output; whereas, it is inactive upon input.

As mentioned above, CRU input is achieved by the processor asserting an address while keeping the MEMEN signal inactive, and then polling CRUIN at the appropriate time.

### 6.4.4 CONTROL BUS

This bus is not as homogenous as the other buses; therefore it is divided into groups as shown in Table 6-2. Table 6-3 gives a brief explanation of each function.

## Table 6-3. Control Bus Functions

| Signal | Active State | Group | Purpose |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MEMEN }}$ (memory enable) | Low | Memory | Enables memory devices, address on address bus is for memory |
| DBIN (data bus input) | High | Memory | Shows state of processor's data bus: high is input to processor, low is output. |
| $\overline{\mathrm{WE}}$ (write enable) | Low | Memory | Strobe to memory devices for writing data to memory. |
| $\overline{\text { MEMCYC (memory cycle) }}$ | Low | Memory | Indicates beginning and end of one memory cycle. For successive memory cycles, MEMEN can be active continuously, $\overline{M E M C Y C}$ goes inactive between each separate memory cycle. |
| READY | High | Memory | Indicates memory is ready with read data on next clock, or has disposed of data on write cycle. Wait states are generated by pulling this line low. |
| WAIT | High | Memory | Acknowledges that memory is not ready, indicating a wait state. |
| $\overline{\text { HOLD }}$ | Low | Processor <br> Activity | Requests processor to give up control of address, data buses and MEMEN, $\overline{\text { WE }}$, and DBIN. |
| HOLDA | High | Processor Activity | Acknowledges that processor has given up control of buses given above, and has suspended activity. |

Table 6-3. Control Bus Functions (Concluded)

| Signal | Active State | Group | Purpose |
| :---: | :---: | :---: | :---: |
| $\phi \overline{1}, \bar{\phi} \overline{3}$ | Low | Clock | TTL level clocks |
| E $\overline{\text { XTCLK }} \cdot \mathrm{B}$ | Low | Clock | External TTL clock input to TIM 9904. |
| CLE. ${ }^{\text {B }}$ | Low | Clock | Output of internal oscillator of TIM 9904. |
| P $\overline{\operatorname{RES}} . \mathrm{B}$ | Low | Reset/Load | Causes reset interrupt |
| R $\overline{S T}$ | Low | Reset/Load | Reset interrupt input, TMS 9900 |
| R $\overline{S E T}$ | Low | Reset/Load | External instruction, causes IORST |
| I $\overline{\mathrm{ORST}}$ | Low |  | I/O reset to TMS 9901's. Does not cause reset interrupt |
| $\frac{\overline{\text { RESTART }} \cdot \mathrm{B}}{\overline{\text { LOAD }}}$ | $\begin{aligned} & \text { Low } \\ & \text { Low } \end{aligned}$ | Reset/Load Reset/Load | Causes load function delayed by two IAQ or idle pulses. (LOAD is name of external instruction and load function pulse) |
| I $\overline{\mathrm{NT}}$ 1-15 | Low | Interrupt | Request for interrupt to TMS 9901 |
| IAQ | High | Miscellaneous | Signifies this memory cycle to be an instruction fetch. |

## $\frac{\text { 6.5. SYSTEM CLOCK }}{\text { The system clock }}$

generated by a crystal and tank circuit tuned to 16 times the (he TIM 9904 clock driver, which counts down the input signal from the tank and crystal into four non-overlapping clock phases at MOS signal levels for the TMS 9900. The inverse of these phases is output to TTL levels for the remainder of the system.

Also on the TIM 9904, the reset function is latched and synchronously presented to the TMS 9900; this ensures synchronization with the correct phase.

The crystal is a third overtone series/parallel-resonant crystal, set in an HC-18U holder (see Figure 6-2).

The TTL clocks are routed to the $\overline{\operatorname{RESET}} / \overline{\mathrm{LOAD}}$ and MEMCYC logic, as well as to the P1-connector and the TMS 9901 and TMS 9902/9903's.

CAUTION
If pins 11 and 12 of the TMS 9904 ( $\varnothing 1$ and $\varnothing 2$ ) are shorted, the device will overheat and go into thermal runaway almost instantly.


Figure 6-2. Crystal-Controlled Operation
6.6 CENTRAL PROCESSING UNIT

The TMS 9900 microprocessor is the central processing unit (CPU) for the TM 990/101M. The responsibilities of the CPU include:

- Memory, CRU and general bus control
- Instruction acquisition and interpretation
- Timing of most control signals and data
- General system initialization.

Figure 6-3 groups the TMS 9900 pins by function. The address bus addresses memory and the CRU devices, and provides the codes for the external instructions. The data bus carries all memory data, including instruction code as well as program data and addresses. Interrupt requests are encoded as a binary number by the TMS 9901 for presentation to the TMS 9900 microprocessor.

Memory operations are initiated by placing an address on the address lines along with $\overline{M E M E N}, \operatorname{DBIN}$, and eventually, $\overline{\mathrm{WE}}$. If the memory cycle is an instruction fetch, IAQ goes active also. READY is sampled and the memory cycle is ended one clock cycle after READY is active.


Figure 6-3. TMS 9900 Pin Functions

CRU operations are initiated by placing an address on the address bus. CRUIN is sampled for an input operation; otherwise it is ignored, and for an output operation the datum is placed on CRUOUT and strobed with CRUCLK. Aside from I/O purposes, CRU operations also program the operation of such devices as the TMS 9901, 9902, and 9903

Figures 6-4 and 6-5 show the data flow and operational flowchart of the microprocessor. Figure 6-6 shows the decoding of the external instructions. For more information, refer to the TMS 9900 Microprocessor Data Manual.

### 6.7 RESET/LOAD LOGIC

After the clock and the CRU, the next block most closely associated with microcomputer operation is the random logic dealing with RESET and LOAD. This block initializes the system and is also used to return control to TIBUG when using single-step operation (refer to Figure 6-6).

### 6.7.1 RESET FUNCTION

The RESET pushbutton feeds a latch formed from back-coupled inverters for debouncing. The PRES.B signal from connector P1 joins the RESET pushbutton signal in a Schmitt trigger gate to assure that multiple reset pulses due to noise or bounce do not affect the microcomputer. After being inverted again, the reset signal is routed to the TIM 9904 which then synchronizes it with $\phi 3$ and then presents the signal to the microprocessor.

The RESET signal also goes to two flip-flops which generate the IORST signal, which clears TMS $9901^{\prime}$ 's and any other devices attached to it off-board. This IORST signal is also generated by the external instruction RSET, but it is important to realize that the RSET instruction in a program generates only IORST and not a full RESET interrupt. IORST can be active for up to two 03 clock periods.

Reset causes the following to occur:

- Clears I/O devices on IORST line (on board TMS 9901)
- Inhibits memory write and CRU operations
- Sets TMS 9900 status register interrupt mask to 0000
- Processor traps to vectors at 0000 and 0002

Reset is caused by:

- Actuating the RESET switch on the PC board
- Setting the PRES.B signal to a logic ZERO state on connector P1.


Figure 6-4. TMS 9900 Data and Address Flow


Figure 6-5. TMS 9900 CPU Flowchart


Figure 6-6. RESET and LOAD Logic

### 6.7.2 LOAD FUNCIION

The LOAD function is triggered by either activating RESTART.B or executing the external instruction LREX. Both of these are combined in the same way the RESET function is. The first flip-flop presents the LOAD request to the second, and the second and third flip-flops count two IAQ or IDLE pulses and then present the LOAD function request to the microprocessor. The second flip-flop clears the first one so that only one LOAD is generated even though, for instance, the RESTART. B signal may be continuously active.

RESET overrides LOAD because a RESET signal clears the LOAD flip-flops. This is important when both requests occur simultaneously.

Load causes the following to occur:

- LOAD function is delayed two instructions (IAQ) or idle pulses (IDLE), then triggered
- Processor traps to vectors at M.A. >FFFC and >FFFE

Load is caused by the following if RESET is inactive:

- Executing the software instruction LREX
- Setting $\overline{\text { RESTART. }}$ B to logic ZERO state on connector P1.
6.7.3 RESET AND LOAD FILTERING

Installing a 39 microfarad capacitor at $C 18$ will debounce the $\overline{\text { PRES.B }}$ signal. This would be adequate for manual actuation by an SPST pushbutton to ground.

A 39 microfarad capacitor at $C 23$ debounces the $\overline{\text { RESTART.B signal, suitable for }}$ connection to a manually actuated switch in the same way as above.

These capacitors are user options, and these values are suggested values.

### 6.7.4 CLRCRU SIGNAL

The CLRCRU (clear CRU) signal is a power-up IORST which resets the edge-triggered interrupt 6, the status LED, and remote serial port Data Terminal Ready signal. The status LED is lighted and Data Terminal Ready is inactive.
6.8 EXTERNAL INSTRUCTIONS

The so-called external instructions are those which, when executed by the processor, cause address lines A0, A1, and A2 to be set to a state, and CRUCLK to become active. The instructions and descriptions are listed in Table 6-4.

Table 6-4. External Instructions

| Instruction | Opcode | AO | A1 | A2 | Description |
| :--- | :---: | :---: | :---: | :---: | :---: |
| IDLE | 0340 | 0 | 1 | 0 | Suspends processor until RESET, LOAD, <br> or interrupt occur |
| RSET | 0360 | 0 | 1 | 1 | Zeroes TMS 9900 interrupt mask, <br> generates IORST |
| CKON | $03 A 0$ | 1 | 0 | 1 | Not used on TM 990/101M |
| CKOF | $03 C 0$ | 1 | 1 | 0 | 1 |
| LREX | $03 E 0$ | 1 | 1 | 1 | Not used on TM 990/101M <br> Causes LOAD, delayed by two IAQ or <br> IDLE pulses |

The CKON and CKOF instructions are used by other 990-family systems to control the system timer. On the TM 990/101M the system timer is incorporated into the TMS 9901; hence, these instructions are not used.

The RSET instruction generates the IORST signal to clear all I/O devices (on board TMS 9901) attached to it. It also clears out the status register interrupt mask, which allows only a RESET interrupt or a LOAD function to be granted.

The LREX instruction causes a LOAD function request to be presented to the processor after two IAQ or IDLE pulses. This means that the LOAD function occurs after two instructions are executed following the LREX. TIBUG uses this function to do single step by executing the LREX, a RTWP to the user, then one user instruction. The LOAD function becomes active and vectors back to TIBUG, which then prints the processor registers.

IDLE causes the processor to suspend operation; it is, in essence, a HALT instruction. An interrupt or LOAD terminates the idle state.

In all cases, note that $A 0$, $A 1$, and $A 2$ are nonzero values so that these instructions are differentiated from a CRU output operation.

### 6.9 ADDRESS DECODING

This subsection explains address decoding for both memory and CRU I/O along with their memory maps. The memory address map configurations are shown in Figure 6-7.

### 6.9.1 MEMORY ADDRESS DECODING

6.9.1.1 Memory Address Decoding PROM

The memory map is programmed in a 74 S 287 PROM as shown in Figure 6-8. The PROM is a $256 \times 4$ bit memory, and each four-bit word (D04 to D01) is used to determine memory to be enabled. The most significant bit of the PROM word, D04, is the RAM enable control line. Programming a ZERO on DO4 will cause RAM to become active. Since there are two banks of RAM on the board and since there is no room on the PROM to decode the two banks separately, each bank is enabled by the state of address line A4. Therefore, all RAM is decoded by the PROM as a complete block and cannot be separated.

The next two bits of the PROM word (D03 and D02) enable each EPROM bank separately and directly. EPROM's are enabled by programming a zero.

The least significant bit of the PROM word (D01) is a negative-logic "OR" of the other three bits of the PROM word. If any of the other three bits are zero, this bit must be zero also. This signal indicates to data bus buffer control whether memory addressed is on-board or off-board; a zero state indicates on-board memory.

a) $2 K$ EPROM (2708's) 2 K RAM

b) $4 K$ EPROM ( 2708 's ) 2K RAM

c) 3 K EPROM (2708 \& 2716) 2K RAM

d) 3 K EPROM (2708 \& 2716) 2K RAM

NOTES

1. All addresses in hexadecimal.
2. EPROM selection in each bank is a jumper option.

The memory address decoding PROM is enabled by MEMEN when active low, and the lower five input bits are the most significant bits of the address bus (AO to A4). The PROM thus selects memory in blocks of 1 K words. The upper three address bits of the PROM have jumper options to choose between TMS 2708's and TMS 2716's and to select or deselect on-board EPROM, and to configure the memory map either with EPROM in low addresses and RAM in high addresses, or RAM low and EPROM high. There are thus eight different address maps in the PROM controlled by the three jumpers ( $23=8$ ). Each address map consists of 32 four-bit words, showing the state of each 1 K word block in memory.

When MEMEN is inactive, the PROM is disabled.

### 6.9.1.2 EPROM Selection

There are two basic memory maps for the EPROM - one for the TMS 2708's and the other for TMS 2716's. These correspond to cases (a) and (b) of Figure 6-7. Each bank of EPROM actually consists of two EPROM devices, one for bits 0 to 7 of the addressed word, and the other for bits 8-15. Beginning addresses are shown to the left of the figure; ending addresses are shown to the right. Each EPROM bank is separate and can be programmed into any location by reprogramming the address decode PROM.

Case (c) and (d) of the memory map in Figure 6-7 show what happens if the jumper is configured to "2716" position, and TMS 2708's are used. Case (c) shows that if a word at address 0000 is accessed, that same word can be read at 0800. Likewise, both 0002 and 0802 will address the same word, etc.

On the board, the jumper next to the EPROM's selects the proper pin configuration for the particular EPROM in use. Note that address line A4 is routed to the EPROM when the jumper is in the "2716" position.

「o deselect, or ignore, on-board EPROM, move the EPROM select jumper to connect pin E12 to E13. This causes on-board EPROM sockets to disappear completely from the memory map.

### 6.9.1.3 RAM Selection

The RAM is treated as one block, since it is decoded with only one output line from the address decode PROM. There are four RAM's per bank and two banks in the block. The selection of a specific bank of RAM is decided by the state of address line A4. Selection is accomplished by the gate array shown in Figure 6-8. Each RAM select is set up by the PROM and A4, and becomes valid when WE goes low for a write, or DBIN goes high for a read. Note that DBIN will assert at the same time MEMEN goes low during a read cycle, reference Figure 6-10, but WE will not assert until some time after MEMEN goes to 0 . The user should be aware that a chip select will not occur during a write cycle until after $\overline{W E}$ drops. This is to prevent fast RAMs, which sample WE as soon as they are selected, from sampling $\overline{W E}$ before it goes low during a write cycle.

At this point, the second jumper option becomes meaningful. This option selects where EPROM and RAM appear in the memory map. In the normal "RAM HI" position, the RAM bank address begins at $F 00016$ and EPROM begins at $0000_{16}$. Moving the jumper plug to the alternate position causes "2708" EPROMs to be at F000 16 ("2716" EPROM's begin at $E 000{ }_{16}$ ), and RAM to be at $0000_{16}$.


TABLE A. ADDRESS IN/DATA OUT

| ADDRESS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADH TO |  |  |  |  |  |  |  |  |  |
| ADA (LSB) | MA |  |  |  | OUTP | $(4 \mathrm{BIT}$ | EACH) |  |  |
| 00 | 0 | 66FF | FFFF | frff | ffff | frff | ffFF | FFFF | FFFF |
| 20 | 1 | 66FF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | CCAA |
| 40 | 2 | FFFF | FFFF | FFFF | ffFF | FFFF | FFFF | FFFF | FF66 |
| 60 | 3 | CCAA | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FF66 |
| 80 | 4 | 66FF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF |
| A0 | 5 | 66FF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFCA |
| co | 6 | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FF66 |
| E0 | 7 | CAFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FF66 |

TABLE B. MAP CONFIGURATION (SET BY JUMPERS)

|  | 2708 OR 2716 USED? | LOW OR HIGH RAM? | READ EPROM? |
| :---: | :---: | :---: | :---: |
| MAP $0=$ | TMS 2716 | Low RAM | No EPROM |
| Map $1=$ | TMS 2716 | Low RAM | High EPROM |
| Map $2=$ | TMS 2716 | High RaM | No EPROM |
| Map 3 = | TMS 2716 | High RAM | Low EPROM |
| Map 4= | TMS 2708 | Low RAM | No EPROM |
| Map $5=$ | TMS 2708 | Low RAM | High EPROM |
| Map $6=$ | TMS 2708 | High RAM | No EPROM |
| Map $7=$ | TMS 2708 | High RAM | Low EPROM |

Figure 6-8. Memory Address Decode PROM

The memory map can be changed by the user substituting another user programmed PROM in the address decoder socket. (The 74 S 287 PROM's are available from your Texas Instruments distributor.) Using the guidelines in paragraph 6.9.1, the user can produce many different memory maps. In general, if active output is desired for any particular input combination, the bit code is set to zero. Starting at the initial input address to the PROM, the output states desired are determined. ADA is the least-significant address input, and ADH is the most-significant. DO1 is the least significant output bit, and DO4 is the most-significant.

CAUTION
When planning a memory map, or when using any memory off-board (such as a TM 990/201 or TM 990/206 memory board), the memory devices on the TM 990/101M board must not overlap in address space either with each other or with devices off-board. On-board memory devices MUST be mapped into unique locations, and no other off-board devices may respond to addresses intended for any on-board memory device.

The 74 S287 PROM's are field-programmable, fusible-link devices. The PROM's are delivered in a state of all binary ONE's. By blowing a fuse link during programming, a ZERO is programmed. Once a bit is programmed as ZERO, there is no way to restore the bit to a ONE. Be careful to program the device completely; partially programmed devices have been known to have random bits revert back to the ONE state because the fuse link was not blown completely.

MSB and LSB conventions are those used by the 990 -family systems hardware and software for PROM and EPROM programming.

### 6.9.2 CRU SELECT

The CRU I/O decoding is done by a gate array and a 74LS138 decoder as shown in Figure 6-9. Address lines A3 through A9 are decoded, providing eight on-board select lines, each line addressing a block of 32 CRU bits. These select lines, ISELO through ISEL7, go to the various on-board CRU devices, with the exception of the ISEL3 line which is reserved for future use. The INTCRU/EXTCRU line is defined by the upper four address bits (A3-A6) and MEMEN; the line activates the 74LS138 decoder and deactivates the 74LS241 buffer with CRUIN.B and CRUOUT.B when an on-board CRU address is asserted. At all other times the buffer is enabled, and the on-board decoder is disabled, allowing some off-board CRU device to respond. Because of this manner of decoding, overlapping CRU addresses off-board will be ignored if they are mapped into on-board CRU space. On-board CRU address space thus is reserved; and because there is no PROM, the CRU address map cannot be changed.


Figure 6-9. Decoding Circuitry for CRU I/O Addresses

Table 6-5. TM 990/101 CRU Map

| $\begin{gathered} \text { CRU } \\ \text { Coftware Base } \\ \text { Idress (Hex) } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { Address (Hex) } \\ \hline \end{gathered}$ | Function | Input | Output |
| :---: | :---: | :---: | :---: | :---: |
| $0000{ }_{16}$ | 0000 | $\frac{\text { STATUS LED }}{\text { RESERVED }}$ |  |  |
|  | $0001$ | RESERVED |  |  |
|  | 001F | RESERVED |  |  |
| ${ }^{0040} 16$ | 0020 | UNIT ID 4 (LSB) | INPUT ONLY |  |
|  | 0021 | UNIT ID 3 |  |  |
|  | 0022 | UNIT ID 2 |  |  |
|  | 0023 | UNIT ID 1 |  |  |
|  | 0024 | UNIT ID 0 (MSB) | INPUT ONLY |  |
|  | 0025 | GROUNDED |  |  |
|  | 0026 | GROUNDED |  |  |
|  | 0027 | GROUNDED |  |  |
|  | 0028 | RESERVED |  |  |
|  | TO | $\downarrow$ |  |  |
|  | 003F | RESERVED |  |  |
| ${ }^{0080} 16$ | 0040 | SERIAL I/O PORT A P2 TMS 9902 | RBRO | CTRLO |
|  | 0041 |  | RBR1 | CTRL 1 |
|  | 0042 |  | RBR2 | CTRL2 |
|  | 0043 | TMS 9902 | RBR3 | CTRL3 |
|  | 0044 |  | RBR4 | CTRL4 |
|  | 0045 |  | RBR5 | CTRL5 |
|  | 0046 |  | RBR6 | CTRL6 |
|  | 0047 |  | RBR7 | CTRL7 |
|  | 0048 |  | 0 | CTRL8 |
|  | 0049 |  | RCVERR | CTRL9 |
|  | 004A |  | RPER | CTRL 10 |
|  | 004B |  | ROVER | LXDR |
|  | 004C |  | RFER | LRDR |
|  | 004D |  | RFBD | LDIR |
|  | 004E |  | RSBD | LDCTRL |
|  | 004F |  | RIN | TSTMD |
|  | 0050 |  | RBINT | RTSON |
|  | 0051 |  | XBINT | BRKON |
|  | 0052 |  | 0 | RIENB |
|  | 0053 |  | TIMINT | XBIENB |
|  | 0054 |  | DSCINT | TIMENB |
|  | 0055 |  | RBRL | DSCENB |
|  | 0056 |  | XBRE | NOT USED |
|  | 0057 |  |  | NOT USED |
|  | 0058 |  | TIMERR | NOT USED |
|  | 0059 |  |  | NOT USED |
|  | 005A |  | TIMELP RTS | NOT USED |
|  | 005B |  | DTR | NOT USED |
|  | 005C |  | CTS | NOT USED |
|  | 005D |  | DSCH | NOT USED |
|  | 005E |  | FLAGINT | NOT USED |
|  | 005F | $\downarrow$ |  | RESET |

Table 6-5. TM 990/101 CRU MAP (Continued)


Table 6-5. TM 990/101 CRU Map (Continued)

| CRU Iftware Base Idress (Hex) | ```Bit Address (Hex)``` | Function | Input | Output |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{0180} 16$ | 00 CO | SERIAL I/O PORT B P3 (TMS 9902) | RBRO | CTRLO |
|  | 00 C 1 |  | RBR1 | CTRL1 |
|  | 00 C 2 |  | RBR2 | CTRL2 |
|  | 00 C 3 |  | RBR3 | CTRL3 |
|  | $00 \mathrm{C4}$ |  | RBR4 | CTRL4 |
|  | 00C5 |  | RBR5 | CTRL5 |
|  | $00 \mathrm{C6}$ |  | RBR6 | CTRL6 |
|  | $00 \mathrm{C7}$ |  | RBR7 | CTRL7 |
|  | 00C8 |  | 0 | CTRL8 |
|  | 00C9 |  | RCVERR | CTRL9 |
|  | 00CA |  | RPER | CTRL10 |
|  | 00CB |  | ROVER | LXDR |
|  | OOCC |  | RFER | LRDR |
|  | OOCD |  | RFBD | LDIR |
|  | OOCE |  | RSBD | LDCTRL |
|  | O0CF |  | RIN | TSTMD |
|  | 00DO |  | RBINT | RTSON |
|  | 00D1 |  | XBINT | BRKON |
|  | 00D2 |  | 0 | RIENB |
|  | 00D3 |  | TIMINT | XBIENB |
|  | O0D4 |  | DSCINT | TIMENB |
|  | 00D5 |  | RBRL | DSCENB |
|  | OOD6 |  | XBRE | NOT USED |
|  | 00D7 |  | XSRE |  |
|  | 00D8 |  | TIMERR |  |
|  | 00D9 |  | TIMELP |  |
|  | 00DA |  | RTS |  |
|  | 00DB |  | DCD (NOT DSR) |  |
|  | 00DC |  | CTS |  |
|  | OODD |  | DSCH |  |
|  | OODE |  | FLAG | NOT USED |
|  | 00DF |  | INT | RESET |
| ${ }^{01}{ }^{\text {co }} 16$ | OOEO |  | DTR | DTR |
|  | O0E1 |  | DSR |  |
|  | OOE2 |  | RI |  |
|  | OOE3 |  |  |  |
|  | OOE 4 |  |  |  |
|  | OOE5 |  |  |  |
|  | 00E6 |  | RI |  |
|  | 00E7 |  | 0 | DTR |
|  | OOE8 |  | RESERVED | RESERVED |
|  | OOE9 |  |  |  |
|  | OOEA |  |  |  |
|  | OOEB |  |  |  |
|  | OOEC |  |  |  |
|  | OOED |  |  |  |
|  | OOEE | $\nabla$ |  |  |
|  | OOEF | PORT B | 0 | RESERVED |

Table 6-5. TM 990/101 CRU Map (Concluded)

| Software Base <br> Address (Hex) | $\begin{gathered} \text { Bit } \\ \text { Address (Hex) } \\ \hline \end{gathered}$ | Function | Input | Output |
| :---: | :---: | :---: | :---: | :---: |
| $0170_{16}$ | $\begin{gathered} \text { 00FO } \\ \text { TO } \\ \text { OOFF } \end{gathered}$ |  |  |  |
| 020016 | $\begin{gathered} 0100 \\ \text { TO } \\ \text { OFFF } \end{gathered}$ | OFF BOARD |  |  |

CAUTION
Although CRU addresses are decoded into 32-bit blocks, not all CRU devices use or completely decode the entire 32 bits. This can result in a CRU device being enabled by addresses other than those specified. Note the alternate addresses in Table 6-6. This condition may be referred to as implicit decoding, and should be considered where it is necessary to debug a CRU scheme.

Note that address lines $A 0, A 1$, and $A 2$ do not enter into the decoding. If an external instruction is being executed, it is true that some CRU device may be addressed by the lines A3 through A14, but since CRUCLK is trapped in the external instruction decoder, no CRU output can be done. Therefore, since CRUCLK is absent from the addressed device, it will assume a CRU input operation, and present a datum to CRUIN, which the processor will ignore. No harm is done in either case, so lines A0, A1, and A2 are don't care conditions.

| Device | Normal Address Range (R12, Bits 3 to 14) | Alternate Address Ranges |
| :---: | :---: | :---: |
| Status LED | 0000 | 0001 - 001F |
| Unit ID Switch | 0020-0027 | $\begin{aligned} & 0028-002 F, 0030-0037, \\ & 0038-003 F \end{aligned}$ |
| Edge Trig INT6 Clear | 0046 | 00A0 - OOBF |
| DTR (Input) | OOEO | $\begin{aligned} & \text { OOE4, OOE8, OOEC, 00F0, 00F4, } \\ & \text { OOF8, OOFC } \end{aligned}$ |
| DTR (Output) | OOEO | 00E1- OOFF |
| DSR (Input) | O0E1 | OOE5, OOE9, OOED, OOF1, OOF9 OOFD |
| RI ( Input) | O0E2 | OOE6, OOEA, OOEE, OOF2, OOF6, 00FA, OOFE |

## NOTES

1. The above are CRU bit addresses, not R12 contents.
2. Response to an alternate address (right column) will be the same as to using the normal address (middle column); however, the user should program using only the normal address.

Table 6-6 gives nominal address values for all on-board CRU devices. These are the nominal values which should be used in programs.

Table 6-6. On-Board Device CRU Address

| Device | CRU Address (R12, Bits 0-15) (Hexadecimal) | Maximum Displacement (Decimal) | CRU Bit Address Range <br> (R12, Bits 3-14) <br> (Hexadecimal) |
| :---: | :---: | :---: | :---: |
| Status LED | 0000 | 0 | 0000 |
| Unit ID Switch | 0040 | 4 | 0020-0024 |
| Local TMS 9902 | 0080 | 31 | 0040-005F |
| TMS 9901, Interrupt/Timer | 0100 | 15/31* | 0080-008F |
| TMS 9901, Parallel I/O | 0120 | 15/31* | 0090-009F |
| Reset Interrupt 6 | 014C | 0 | 00A6 |
| Remote TMS 9902 | 0180 | 31 | OOCC - OODF |
| DTR, DSR, RI | $01 \mathrm{C0}$ | 2 | OOEO - OOE2 |

*The TMS 9901 is shown split into its two separately functional parts; each has a maximum displacement of 15 . Together, the device has a maximum displacement of 31 .

### 6.10 MEMORY TIMING SIGNALS

The three memory timing signals are READY, WAIT, and MEMCYC. These are arbitrarily grouped together for a discussion of their theory of operation.

### 6.10.1 READY

The READY signal is an input to the TMS 9900 microprocessor which indicates that during a memory cycle, the memory devices addressed will be ready at the next $\phi 1$ clock phase for successful disposition of data.

The READY signal is sampled by the processor during $\emptyset 1$, after $\overline{\text { MEMEN }}$ has gone low. If READY is high when sampled, the 9900 CPU will continue the memory operation in progress as shown by the READ cycle part of Figure 6-10. During a read cycle if READY is sampled and found to be high, the processor will read data from the selected memory device(s) on the leading edge of the next $\emptyset 1$. During a write cycle, if READY is sampled on the leading edge of $\varnothing 1$ and found high, the CPU will assume that data has successfully been stored in the selected memory device(s) by the time the next leading edge of $\varnothing 1$ occurs. If the selected memory device(s) cannot meet this timing constraint, the READY signal can be pulled low, which puts the TMS 9900 CPU into a wait state. The WAIT signal will go high to signify that the processor is in a wait state, and CPU operations will be suspended until READY is sampled high. When READY goes high again, WAIT will drop and the CPU will continue execution from the point where it stopped. (Refer to the write cycle portion of Figure 6-10.)

$R D=R E A D$ DATA
Figure 6-10. TMS 9900 Memory Bus Timing

The READY line can be held low for any amount of time, so the user can utilize memory devices with very slow access times. As an example, consider the memory cycle times for the TMS 4045 memories resident on the CPU board. With a system clock frequency of 3 MHz , the total time is about 600 nsec between (1) assertion of DBIN, MEMEN and valid address and (2) the actual processor read. When rise and fall times for these signals plus setup times for the data are computed, the memory device should have an access time of 490 nsec or less from valid address. For processor write operations, counting rise and fall times plus data hold times, the cycle time should be less than 600 nsec from valid address. TMS 4045 devices will have data available for the processor to read a maximum of 450 nsec after receiving a valid address. For write operations, the data must be held valid for at least 200 nsec before the $\overline{W E}$ signal goes high. If Figure 6-10 is examined, the user will notice these constraints are easily met. If the memory devices do not meet these times, wait states can be inserted to hold control, address and data lines valid until the timing criteria for the device is met. Each wait state extends valid control, address and data information by 333 nsec.

For 3 MHz operation, data must be available during a read cycle 490 nanoseconds after the start of the cycle. For a write operation data must be captured by the memory devices 600 nanoseconds after the start of the cycle. If these times cannot be met the processor can be put in a wait state by forcing READY.B low for as long as necessary (indefinitely, if need be). After READY.B becomes high, the memory cycle will occupy one more clock cycle and then be completed. Refer to Figure 6-10.

### 6.10.2 WAIT

The WAIT signal is output by the processor to acknowledge that addressed memory devices are not ready and that the processor is in a wait state.

Note that if one wait state is required, as is specified by the SLOW jumper, WAIT can be connected to READY. At the start of the cycle, WAIT is inactive and thus low. When the processor samples READY, it sees that memory is not ready because the READY line is low. The processor acknowledges by raising WAIT to high, and being connected to READY, when the processor samples READY again, it finds it high and therefore completes the memory cycle. The SLOW jumper must be inserted for memories which cannot meet the speed requirements listed in paragraph 6.10.1.

### 6.10 .3 MEMCYC

It is possible for the TMS 9900 microprocessor to activate $\overline{\text { MEMEN }}$ and accomplish many fetches from memory by shifting the address bus, all while MEMEN is still active. The $\overline{M E M C Y C}$ signal is synchronized to the $\phi 3$ clock edge after the beginning of the memory cycle, and goes inactive just before the instant the address bus could change. This signal thus delimits one complete memory cycle and differentiates between separate memory cycles.

The $\overline{M E M C Y C}$ signal is used by dynamic memories which must be able to intervene between memory cycles for burst refresh, if necessary.

### 6.11 READ-ONLY MEMORY

The two EPROM blocks, shown in Figure 6-11 each contain two devices. Each device provides an eight-bit output; the two in parallel in each block thus provide a 16-bit word. TMS 2708 EPROM's contain $1 \mathrm{~K} \times 8$ bits; therefore, each block is 1 K words. Using TMS 2716 EPROM's, capacity is expanded to 2 K words per block. A fully expanded EPROM section thus contains 4 K words or 8 K bytes of addressability. Each block is separately mapped into the address space as explained in paragraph 6.9.1.2.

The two RAM blocks, RAM 1 and RAM 2, each contain four TMS 4045 devices. Each device provides four-bit storage; four devices in parallel in each block provide a 16-bit word. Each TMS 4045 device contains $1 \mathrm{~K} \times 4$ bits; therefore, each block is 1 K words. A fully expanded RAM section thus consists of 2 K words. Both blocks are mapped into contiguous address space, and are selected as explained in paragraph 6.9.1.3. Block RAM 2 is shown in Figure 6-12.

### 6.13 BUFFER CONTROL

Connector P 1 is the system bus edge connector. It contains, in approximate order by pins: the system power, interrupt, data, address, and control signals. Table H-1 lists pins and their functions. Power lines are detailed in paragraph 6.2, and interrupts are detailed in paragraph 6.14. This discussion covers the address bus buffers, the data bus buffers, control bus buffers, and a short discussion of HOLD, HOLDA, and direct memory access (DMA).


Figure 6-11. Read-Only Memory


Figure 6-12. Random Access Memory
6.13.1 ADDRESS AND DATA BUFFERS

The address buffers consist of two 74 LS 245 octal bus transceivers. The address lines normally flow off-board. Upon a HOLDA signal, the direction reverses, allowing a DMA controller to input an address onto the board for disposition by the address decodesection. Address and data buffers are shown on sheet 3 of the schematics (Appendix page F-3).

The same devices are used as the data bus buffers. Direction data flow, however, is governed by the 74 LS 153 decoder using the states of ONBDMEM and HOLDA (listed in Table 6-8).

Table 6-8. Data Buffers

| HOLDA | ONBDMEN | Bus Command | Data Flow |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (READ) | (WRITE) |  |
| Low | Low | DBIN | On-board | Off-board | Normal off-board |
| Low | High | Low | Off-board | Off-board | Normal on-board |
| High | Low | High | On-board | On-board | DMA off-board |
| High | High | $\overline{\text { DBIN }}$ | Off-board | On-board | DMA on-board |

Note that during normal off-board operation, the direction is as expected. Duril. normal on-board operation, the direction of data flow is always off-board so that off-board data will not interfere with the on-board operation. This also permits an external logic system to monitor on-board activities for debugging purposes. For example, illegal op codes can be caught by monitoring the data bus during IAQ time. Following the same logic, data flow is always on-board during an off-board DMA operation so that no interference occurs. Finally, on-board DMA requires that the buffers be in a state opposite that normally expected since the controller is off-board.

### 6.13.2 CONTROL BUFFERS

Three types of enabling are used on control line buffers: HOLDA, CRU, and always enabled. The lines that are always enabled are those whose source is always on-board, such as the clocks, IAQ, IORST, CRUCLK, and HOLDA.

The second type, the CRU signals, are governed by the INTCRU/ $\overline{E X T C R \bar{U}}$ signal derived by the CRU address decoder (see paragraph 6.9.2). Normally enabled, CRUIN.B and CRUOUT.B are disabled for on-board operation to prevent possible interference during address and CRU data stabilization.

The third type of control buffer is the type directly affected by CPU or DMA operations: the memory control signals MEMEN, $\overline{\mathrm{WE}}$, and DBIN. Normally enabled flowing off-board, these lines reverse direction when flowing on-board for DMA operations so that the DMA controller can command on-board memory. These lines are keyed on the state of HOLDA.
6.13.4 $\overline{H O L D}$, HOLDA, and DMA

When an off-board direct memory access controller (DMAC) wishes to initiate operation, it asserts a low state onto the $\overline{H O L D}$ line. After finishing the current memory cycle, the microprocessor responds by floating its address, data, $\overline{M E M E N}$, DBIN, and $\overline{W E}$ lines, and then forces HOLDA (HOLD acknowledge) high.

The DMAC is now free to use the system buses to transfer data directly in and out of memory as it wishes. For a more detailed discussion of DMA operations, refer to Section 8 of the manual, Applications.
6.14 INTERRUPT STRUCTURE

The TM $990 / 101 \mathrm{M}$ provides total of 17 interrupts. The characteristics of each are listed in Table 6-9.

Table 6-9. Interrupt Characteristics

| Interrupt | Types | Maskable | Prioritized | Characteristics |
| :--- | :--- | :--- | :--- | :--- |
| RESET | Dedicated | No | Yes | INT 0, resets I/0, <br> TMS 9900 mask <br> $1-5$ |
| 6 | Dedicated | Yes | Yes | Level triggered, all <br> defined* <br> Level or edge- <br> triggered* |
| $7-15$ | Dedicated | Yes | Yes | Level-triggered, <br> undefined |
| LOAD | Shared I/O | Yes | Yes | Level triggered, will <br> always occur unless <br> locked out by a RESET |
|  | Dedicated | No | No |  |

*Definitions in Table 6-10

Table 6-10. Dedicated Interrupt Description

| Interrupt <br> Level | Purpose |
| :---: | :--- |
|  | Power fail interrupt, brought out on OEM chassis <br> 1 |
| 2 | Reserved for future use |
| 3 | System timer: TMS 9901 |
| 4 | Main I/0 port: TMS 9902 |
| 5 | Auxiliary I/0 port: TMS 9902/03 |
| 6 | External device - edge (positive or negative) triggered or level |
|  | sensitive. |

All interrupts except RESET and LOAD are processed by the TMS 9901 Programmable Systems Interface device. This device handles both parallel I/O and interrupt requests. Because of the pinout limitation on the package, the TMS 9901 must share INT7 through INT15 (interrupt requests 7 through 15) with the parallel I/O lines P15 through P7, respectively. This reverse arrangement provides contiguous I/O and interrupt lines if some of the shared lines are used for interrupts and others for I/O (see Figure 6-13).

The basic operation of the interrupt facility must be initialized by the microprocessor through the CRU. The 15-bit interrupt mask is set under program control to allow interrupt requests by writing a ONE state into those mask register positions. The mask bits that contain ZERO will not honor interrupt requests. Note that the condition of the processor's Status Register priority mask is irrelevant if the TMS 9901's Interrupt Mask Register is a ZERO for a particular interrupt: the request will not even be presented to the processor.

When one or more interrupt requests are presented on the INT1 to INT15 lines, only those whose corresponding mask bits are ONE are considered. The highest priority request present is encoded onto lines ICO through IC3, and INTREQ becomes active (low).

The TMS 9900 receives the coded request and compares its value to the interrupt mask in its status register. If equal or higher priority, (a lower interrupt number) the interrupt is honored, the mask is set to one less than the current interrupt number, and the vector process begins. Note that level 0 is the highest priority, and cannot be masked out since it is a number that is always equal to or lower than any number which can be in the mask register of the processor. The lowest priority is 15.

There is extra logic for INT6 to be triggered either in the normal manner by presenting a low level to P1 pin 20, or in an edge-triggered manner. A low-to-high transition should be presented to P4-8, and a high-to-low transition on P4-6. Thesd edge-triggered signals are converted to level-sensitive signals, and are latched by a pair of flip-flops. The interrupt request line can be set inactive by the interruptservice routine by writing a bit, either a ONE or a ZERO, to CRU bit address 00A6 (R12 base address $014 \mathrm{C}_{16}$ ). These flip-flops are automatically cleared by the CLRCRU signal.

### 6.15 PARALLEL I/O AND SYSTEM TIMER

The TMS 9901 provides sixteen lines of parallel I/O. The TM 990/101M user can read or write to any single bit of this parallel port because it is under CRU control. For example, eight bits can be used for output at the same time the eight other bits are used for input. This allows applications such as scanning a custom keyboard for input, or outputting multiplexed signals to a seven-segment display device; all under program control. A timer is also integrated into this device.


Figure 6-13. TMS 9901
6.15.1 PARALLEL I/O

Lines P0 through P6 are dedicated I/O lines, while P7 through P15 are shared with INT15 through INT7, respectively. When a user system is configured, it must be decided how to allocate these shared lines between interrupts and I/O. When written to, each parallel line remains in the same state until written to again. The parallel I/O lines are initialized by resetting the 9901. This may be done in 3 ways; by
(1) Activating the RESET switch or pulling PRESET.B to 0
(2) executing a RSET instruction
(3) Putting the TMS 9901 in the clock mode and then writing a 0 to CRU bit 15 (refer to Table 1, TMS 9901 manual). Instructions to accomplish this for the TMS 9901 on the /101M CPU board are:

| LI | R12, |
| :--- | :---: |
| SBO | 0 |
| SBZ | 15 |

After initialization of the 9901, all I/O lines are in the input mode, and all I/O lines are pulled high. Writing to a specific CRU bit programs that bit as an output, and that bit will remain an output until the TMS 9901 is initialized again.

### 6.15.2 SYSTEM TIMER

The TMS 9901 has an internal real time clock which may be used as an interval timer by the user. It is a decrementer which generates an interrupt when it decrements to 0 . To load a value into the 9901 clock register on the 101 board, the user must:
(1) put the 9901 in the clock mode by writing a 1 to the control bit (CRU bit 0 )
(2) load a 14-bit count value into the counter register (CRU bits 1 through 14)

The counter will start decrementing the counter register value immediately after it is loaded at a rate of $0 / 64$. For a 101 running at 3 MHz , this computes to a decrement every 21.33 microseconds (rounded off). Writing all ones to the counter register gives the maximum time interval of 349.525 milliseconds (rounded off value). An example of loading and starting the timer is:

$$
\begin{array}{ll}
\text { LI } & \mathrm{R} 12,>100 \\
\text { LDCR } & \mathrm{R} 1,15
\end{array}
$$

R1 contains the 14 -bit timer value, plus a one in the least significant bit position. This least significant one gets loaded first and puts the TMS 9901 in the clock mode. If the least significant bit is a 0 , the user will be loading the TMS 9901 interrupt nask register instead of the counter register. Refer to the TMS 9901 manual for more details.

Then the TMS 9901 timer decrements to 0 , a level 3 ( $\overline{\text { INT3 }}$ ) interrupt is generated. For this interrupt to cause a context switch, the 9901 must be in the interrupt mode (CRU jit $0=0$ ), the INT3 mask bit must be 1 (CRU bit $3=1$ ), and the TMS 9900 interrupt nask must be set to accept a level 3 or higher priority interrupt (LIMI 3). Code to do ihis would look like the following:

| LI | R12, $>100$ | SET CRU BASE ADDRESS OF 9901 ON 101 |
| :--- | :---: | :--- |
| SBZ | 0 | PUT 9901 INTO INTERRUPT MODE |
| SBO | 3 | ENABLE INT3 |
| LIMI | 3 | SET 9900 INTERRUPT MASK FOR LEVEL 3 |
|  |  | OR HIGHER PRIORITY INTERRUPT. |

After the interrupt has occurred and a context switch has taken place, the user should disable the timer interrupt at the 9901 by writing a 0 to CRU bit 3. This will prevent INT3 from occurring during the Interrupt Service Routine and possibly cause an infinite loop to the Interrupt Service Routine. Several items of interest regarding the 9901 timer are
(1) after decrementing to 0 , the timer reloads itself with the start value and starts decrementing again
(2) when the 9901 timer is being utilized, it generates INT3. Any signals on the INT3 pin (pin 9) of the 9901 are ignored.
(3) if the timer is used for measuring elapsed time or as an event counter, the contents of the counter register must be read. To do this, the 9901 must be put in the interrupt mode (CRU bit $0=0$ ) for at least 21.33 microseconds, then placed back in the clock mode (CRU bit $0=1$ ) and CRU bits 1-14 are read.
(4) to stop the timer, the 9901 must be put in the clock mode and the counter register (CRU bits 1-14) must be loaded with zeroes.
6. 16 MAIN COMMUNICATIONS PORT

The main communications serial I/O port (P2) has two options, depending on the "dash number" ordered by the customer. (Refer to paragraph 1.3, "Product Index," to determine whether the Teletype (TTY) or multidrop (MD) interface circuitry is included on this serial port.) The main I/O port uses the TMS 9902 Asynchronous Communications Controller and is intended for operation with either the "console device" or master terminal for the TM $990 / 101 \mathrm{M}$ user, or with an automated control device using the multidrop interface. For detailed operation instructions for the TMS 9902, refer to the data manual for this device. When pin E2 is connected via jumper to pin E3, the $\overline{I N T}$ pin of U46 is connected to the INT4 pin of the TMS 9901. The TMS 9902 will generate an interrupt on 4 separate conditions, and so if the 9902 at P2 does generate an interrupt, it will appear as INT4.

### 6.16.1 EIA INTERFACE

The EIA interface consists of 75188 line drivers and 75189 A line receivers. The receive-data line goes to P3-2 and the transmit-data line to P3-3. This configuration forms a port suitable for connection to an RS-232-C compatible terminal. A data-terminal-ready (DTR) signal is supplied as an input for handshaking use with a device requiring it. Request-to-send RTS) and clear-to-send (CTS) signals are tied together and brought out to $\mathrm{P} 2-8$, which functions as the data-carrier-detect (DCD) signal to the terminal.


## Figure 6-14. Serial I/O Port EIA Interface

### 6.16.2 TTY INTERFACE

A transistor and 560 -ohm resistor form the transmit loop for the $20-\mathrm{mA}$ current loop, TTY interface. The transistor conducts current while the line driver connected to its base is at a mark state. As the line driver goes to the space state, the positive voltage output is clamped to ground through the signal diode on the transistor base, thereby turning off the transistor and the current loop (refer to Figure 6-15).

The receive circuit consists of a line receiver which monitors the receive loop formed by the TTY transmit circuitry and the two supply resistors. The values of these resistors is such that during a mark state, the input to the line receiver is held very close to -12 volts. When the TTY transmit circuitry cuts the loop, the receiver input is pulled up to +12 by the 2.7 kohm resistor.

Note that the TTY jumper must be in place so that the line receiver can monitor the loop voltage. An EIA terminal should not be connected when the TTY jumper is in place.


Figure 6-15. Serial I/O Port TTY Interface

## 6-16.3 MULTIDROP INTERFACE

The multidrop interface (Figure 6-16) may be used for board-to-board communications over long distances. Generally, only a twisted pair line is required between the boards. One pair is necessary for transmitting, and another pair for receiving when in full duplex mode. Connecting the two half-duplex jumpers will loop the transmitter back to the receiver for test or half-duplex applications and only one pair is then required.

More than two boards may be linked together, each one is just "dropped" in place, hence the term multidrop. If more than two boards are used, the boards not at the extreme ends of the twisted pair line (i.e., those "dropped in the middle") are considered nonterminating boards, and the termination resistor jumper plugs should be removed to prevent standing wave patterns which might occur, mostly at the higher baud rates. The two boards at the extremes of the line, regardless of whether additional boards exist in between, should have these resistor jumper plugs installed. Refer to Section 7, Options, for jumper configuration information.


Figure 6-16. Multidrop Interface

The multidrop system, also called the private wire interface, uses a dual set, twisted pair wiring, with operation of these lines in an unbalanced, differential mode. As such, it is a differential line driver/receiver pair which offers higher current drive capability and the noise-free advantages of a balanced line.
6.17 AUXILIARY COMMUNICATIONS PORT

The auxiliary RS-232-C compatible port logic is shown in sheet 6 of the Schematics (Appendix F). All signals for RS-232-C operation are provided. Both terminal and modem communication can be used by proper programming and cable assemblies. Devices such as terminals, modems, and serial line printers, such as the TI 810, all can be attached to this port. Using a TMS 9902, communications are asynchronous. By substituting a TMS 9903 Synchronous Communications Controller, for example, 1200-baud synchronous modems can be used.

This port uses a modified EIA-standard configuration for direct use with RS-232-C-compatible terminals. Signals required by modems are brought out to spare pin positions, which are then rearranged in the special modem cable, the TM 990/506 cable assembly, to the positions required by the modem.

All TMS 9902/9903 signals are brought out to line drivers or receivers. Port. P3 may be configured as either a modem or EIA type interface in the following manner:
(1) If E54 and E55 are jumpered together (terminal position), the $\overline{\mathrm{RTS}}$ and $\overline{\mathrm{CTS}}$ signals from the TMS 9902/9903 are tied together to form DCD (Data Carrier Detect). The DCD signal is brought out to P3-8. In this configuration, the P3 port appears as a modem to the terminal device. If the user wishes to send characters to a terminal device through the P3 port, he must first make the $\overline{\mathrm{RTS}}$ signal to the terminal go low. This is done by writing a 1 to CRU bit 16 of the 9902. By making $\overline{\operatorname{RTS}}$ go to 0 , the user is also pulling CTS to 0 , which is the same as asserting DCD. DCD will then be available for terminals requiring that signal for communications.
(2) If E55 and E56 are jumpered together (modem position), $\overline{\mathrm{RTS}}$ and $\overline{\mathrm{CTS}}$ are distinct signals, both of which are brought out to P3. In this configuration, the P3 port looks like a terminal to the modem connected to P3.

Provisions are made also for Data-Terminal-Ready (P3-21) and Data-Set-Ready (P3-19) and Ring Indicator (P3-22). These three signals are CRU-addressable, outside the range of the TMS 9902/03. DTR is a latched output and the other two are inputs. Use of all signals provided can result in a completely automated communications system. Section 8, Applications, describes several examples for the use of this port, and gives the modem cable configuration as well.

The TMS 9902/9903 at Port P3 can be configured to generate an interrupt at the TMS 9901 by connecting E5 to E6 with the INT5 jumper. If the TMS 9902 is configured in this manner and does generate an interrupt, the interrupt will appear at the TMS 9901 as INT5. Refer to the TMS 9902 or 9903 data manuals for proper interrupt-causing conditions.
6.18 UNIT ID SWITCH

The ID switch is a set of five SPST switches mounted in a DIP packing and connected to a 74 LS 251 CRU device. Each switch position corresponds to one CRU bit and, in the open or OFF position, represents a logic ONE state. Closing a switch to ground produces a logic ZERO state. Five switches can be set to provide 32 unique codes.

The DIP switch has many applications. Used to pass information to a program, it can function as a "programmer's front panel". Automatic communications systems may have the same software in EPROM for every board in the system: the polling ID for each board is set uniquely in the DIP switch. Alternately, it can be used to pass baud rate and device type information about the auxiliary port to the service programs. The uses for fixing system configuration in the switch, and having one set of standard software, is limited only by the imagination.

### 6.19 STATUS INDICATOR

The status indicator is a CRU-addressable light emitting diode (LED). Writing a ZERO to CRU address $0000_{16}$ causes the LED to light; writing a ONE, turns off the LED.

Uses for this feature are again limited only by the imagination. Initialization software can turn it off once initialization is complete. A system error can cause the LED to come on. Test software can blink the LED during execution.

The CLRCRU signal turns the LED ON upon power-up.

## SECTION 7

## OPTIONS

### 7.1 GENERAL

This section explains the various options available to the user of the TM 990/101M. These options include:

- Use of TMS 2716 EPROM's ( 2 K x 8 bits each) instead of TMS 2708 EPROM's ( 1 K x 8 bits each)
- On-board expansion of EPROM and RAM
- Asynchronous serial interrupt from one or both of the TMS 9902's
- RS-232-C/TTY/Multidrop interfaces with the Local Serial Port
- Use of slow access time EPROM's by insertion of one WAIT state.
- Use of TM 990/301 Microterminal
- External switch actuation of a RESET or RESTART signal
- Power-up RESET or LOAD
- Memory Map change by reprogramming of the PROM
- Line-by-Line Assembler in EPROM.

Figures 7-1 and 7-2 show board locations applicable to this section. Table 7-1 is a summary of jumpers and capacitors used with these options.

## 7. 2 ON-BOARD MEMORY EXPANSION

### 7.2.1 EPROM EXPANSION

EPROM memory can be expanded on-board in two ways.

- Add two more TMS 2708 EPROM chips ( $1 \mathrm{~K} \times 8$ bits each), for a total of four, to provide an additional 1 K words of memory.
- Use two or four TMS 2716 EPROM chips ( 2 K x 8 bits each) to provide 2 K or 4 K words of memory.

Figure $7-3$ shows placement of EPROM chips and corresponding memory addresses (in bytes). The board silkscreen designators identify the necessary jumper placement at E9/E10/E11, E26-E30, and E31-E35.

NOTE
Check the jumper placements on your board against Table 7-2 for proper configuration of your board.

In general, for TMS 2708 use, jumpers are placed as shown in line 1 of Table 7-2; for TMS 2716, they are placed as shown in line 2. These jumpers switch the chip enable and A4 signals as required for the memory device used. Location of RAM and EPROM in opposite ends of memory can be reversed by jumpering E16 to E15 (instead of E16-E17); this starts RAM at M.A. $0000_{16}$ and EPROM starts in upper memory. In addition, EPROM


NOTES: -THIS POSITION IS THE NORMAL POSITION ON ALL BOARDS.
$\because$ NORMAL POSITION FOR - 1 AND 3 BOARDS ALSO.
... NORMAL POSITION FOR-2 BOARDS ALSO


| $\begin{gathered} \text { No. } \\ \text { Pins Staked } \\ \hline \end{gathered}$ | Pins Connected Together | Function When Connected |
| :---: | :---: | :---: |
| 3 | E1-E2 | Connects INT 4 to pin 18 of P1 edge connector |
|  | E2-E3 | Connects INT4 to TMS 9902 of LOCAL I/O port |
| 3 | E4-E5 | Connects INT5 to pin 17 of P1 edge connector |
|  | E5-E6 | Connects INT5 to TMS 9902 of REMOTE I/O port |
| 3 | E7-E8 | Causes 1 WAIT state when on-board EPROM is accessed |
|  | E8-E53 | Causes no WAIT state: memory cycles are full speed |
| 3 | E9-E10 | Selects memory map for TMS 2716 EPROM's |
|  | E10-E11 | Selects memory map for TMS 2708 EPROM's |
| 3 | E12-E13 | On-board EPROM is disabled from memory map |
|  | E13-E14 | On-board EPROM is enabled into memory map |
| 3 | E15-E16 | EPROM at high addresses, RAM in low |
|  | E16-E17 | EPROM at low addresses, RAM in high |
| 2 | E18-E19 | Pin 1 of P3 is connected to GROUND |
| 2 | E20-E21 | Microterminal: +5 volts to P2-14 |
| 2 | E22-E23 | Microterminal power: +12 volts to $\mathrm{P} 2-12$ |
| 2 | E24-E25 | Microterminal power: -12 volts to $\mathrm{P} 2-13$ |
| 5 | E27-E28; E29-E30 | Main EPROM is TMS 2708 |
|  | E26-E27; E28-E29 | Main EPROM is TMS 2716 |
| 5 | E32-E33; E34-E35 | Expansion EPROM is TMS 2708 |
|  | E31-E32; E33-E34 | Expansion EPROM is TMS 2716 |
| 2* | E36-E37 | Teletype terminal connected to P2 |
| 3 | E38-E39 | Multidrop Interface in use with LOCAL I/O port |
|  | E39-E40 | EIA or TTY interface in use with LOCAL I/O port |

Table 7-1. Master Jumper Table (Concluded)

| No. <br> Pins Staked | Pins Connected <br> Together | Function When Connected |
| :---: | :--- | :--- |
| 2 each** | E41-E42, E45-E46 <br> E49-E50, E51-E52 | Multidrop termination resistors connected |
| 2 each** | E43-E44, E47-E48 | Multidrop Half Duplex operation enabled |
| 3 | E54-E55 | Connects TMS 9902 RTS to CTS for port P3 to <br> communicate with an EIA compatible terminal. |
|  | E55-E56 | Connects TMS 9902 CTS to port P3 directly for <br> communication with an EIA modem. |

*On TM 990/101M-1 and -3 only
**On TM 990/101M-2 only

Table 7-2. Jumper Pins by Board Dash Number (Factory Installation)

| $\begin{gathered} \text { Board } \\ \text { Dash No. } \\ \hline \end{gathered}$ | Positions Staked | Jumper Installation at Factory (Positions) |  |
| :---: | :---: | :---: | :---: |
| -1, -3 | E1-E40, E53-E56 | E1-E2 | E4-E5 E10-E11 E13-E14 |
|  |  | E16-E17 | E18-E19 E20-E21 E22-E23 |
|  |  | E24-E25 | E27-E28 E29-E30 E32-E33 |
|  |  | E34-E35 | E39-E40 E8-E53 E54-E55 |
| -2 | E1-E35, E38-E56 | E1-E2 | E4-E5 E10-E11 E13-E14 |
|  |  | E16-E1 | E18-E19 E27-E28 E29-E30 |
|  |  | E32-E3 | E34-E35 E39-E40 E41-E42 |
|  |  | E43-E4 | E45-E46 E47-E48 E49-E50 |
|  |  | E51-E5 | E8-E53 E54-E55 |

can be disabled frgm the memory map (in effect, it no longer exists) using jumper E12-E13 (jumper placement E13-E14 enables it onto the memory map).

### 7.2.2 RAM EXPANSION

Four additional TMS 4045-2 RAM chips can be added as shown in Figure 7-3. This will provide an additional 1K words of RAM. Location of RAM and EPROM at opposite ends of memory can be reversed by jumpering E16 to E15 (instead of E16-E17); this will place RAM starting at M.A. $0_{000}^{16}$ and EPROM starting in upper memory.

(A) EPROM EXPANSION

(B) RAM EXPANSION

Figure 7-3. Memory Expansion Maps

### 7.3 SLOW EPROM

SIOW EPROM's can be used with the TM 990/101M by using a jumper between pins E 7 and E8. This connects WAIT to READY when on-board EPROM is addressed. Refer to Table 7-3.

Table 7-3. Slow EPROM Table

| System Speed | EPROM Type | Access Time | Jumper E7-E8 | E8-E53 |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| 3 MHz | TMS 2708 | 450 ns |  | Installed |
| 3 MHz | TMS 2708 | 650 ns | Installed |  |
| 3 MHz | TMS 2716 | 450 ns |  | Installed |
| 3 MHz | TMS 2716 | 650 ns | Installed |  |

### 7.4 SERIAL COMMUNICATION INTERRUPT

Either or both serial ports (TMS 9902's) can be interrupt driven.

- Main Communications Port (EIA/TTY/MD) at P2: interrupt 4.
- Auxiliary Communications Port (EIA) at P3: interrupt 5.

As shown in Figure 7-4, any of four conditions at either TMS 9902 can cause an interrupt condition (change in data set mode, character received, character transmitted, or TMS 9902 timer counted down to zero). An interrupt service routine can check the TMS 9902 bits through the CRU to establish cause of the interrupt, then take appropriate action. Further information is available in the TMS 9902 Asynchronous Controller Data Manual.

### 7.5 RS-232-C/TTY/MULTIDROP INTERFACES (MAIN PORT, P2)

7.5.1 TTY INTERFACE

Appendix A covers cabling for a Teletype Model 3320/5JE. To use this terminal ( 20 mA current loop), connect pins E36 and E37 with a jumper plug.

CAUTION
Verify correct voltage levels at connector P2 before attaching a teletypewriter type terminal.

Connect the cable to the terminal and to the microcomputer board. The EIA/MD jumper plug must be connected between pins E39 and E40.

### 7.5.2 RS-232-C INTERFACE

Appendix B covers cabling for an RS-232-C compatible terminal. To use this type of terminal, disconnect the TTY jumper and make sure the EIA/MD jumper is in the EIA position. Connect the cable to the terminal and to the microcomputer board.


A0001459
PIN INSTALLATIONS TO ENABLE INTERRUPTS:

- INTERRUPT 4: E2/E3
- INTERRUPT 5: E5/E6

Figure 7-4. Four Interrupt-Causing Conditions At TMS 9902

### 7.5.3 MULTIDROP INTERFACE

Figure 7-5 shows the multidrop interface in use with a system of TM 990/100-series microcomputer boards. The two boards at the extreme ends of the lines are considered "terminating" boards; whereas, the boards in the middle are non-terminating. Half-duplex operation requires one twisted-pair line (i.e., two wires), and full-duplex operation requires two twisted pairs (i.e., four wires). Refer to Figure 7-6 for cabling.

Table 7-4 shows the jumper configuration for the various configurations. As an example, a common system requirement is for a full duplex board-to-board communication between only two boards. This requirement is fulfilled by the jumper configuration shown on line 4 of the table.
7.5.3.1 Full Duplex Master-Slave

This communications setup is used when there is only one master station and several slave stations. The system setup is shown in Figure 7-7. The advantage of this approach is that one station is in command and control of communication is thus centralized, and also each master-slave communication is full duplex. The half duplex jumpers are removed.


Figure 7-5. Multidrop System


Figure 7-6. Multidrop Cabling

Table 7-4. Multidrop Jumper Table

| Mode | Install | Remove |
| :--- | :--- | :--- |
| Half Duplex, non-terminating | E43-E44, E47-E48 | E41-E42, E45-E46, <br> E49-E50, E51-E52 |
| Full Duplex, non-terminating | None | All E41-E52 |
| Half Duplex, terminating | All E41-E52 | None |
| Full Duplex, terminating | E41-E42, E45-E46, | E43-E44, E47-E48 |
| All | E49-E50, E51-E52 |  |



MASTER AND SLAVE ' $N$ ' JUMPER ARRANGEMENT. (OTHERS HAVE NO JUMPERS)

Figure 7-7. Master-Slave Full Duplex Multidrop System

The output of the master station is routed to the input of each slave station. The output of each slave is routed together to the one input of the master. The control codes provided by the master should insure that only one slave transmits at one time. Note four wires total are needed: one pair receive and one pair transmit.
7.5.3.2 Half-Duplex Operation

This configuration is used when only two wires - one pair - is desired. The half duplex jumpers are installed and the one twisted pair is connected at either pins 18 and 23 or pins 24 and 25 of the P2 connector, on all stations. See Figure 7-8.

Protocol must be determined carefully for this configuration to prevent many stations becoming "live" on the lines at once. One station may be appointed master and send control codes, or a round robin technique may be used where control passed from one to another. Conversations are always half-duplex, so when a master station requests a message, it must wait for the addressed station to finish its transmission. This means that control is given up periodically, and a malfunctioning slave station can "hang up" the whole system. This approach does enjoy the advantage of two wires instead of four, though.


UNIT 2 THROUGH UNIT " $\mathrm{N}-1$ " JUMPER ARRANGEMENT. (UNIT 1 AND UNIT "N" HAVE ALL JUMPERS CONNECTED)

Figure 7-8. Half-Duplex Multidrop System
7. 6 EXTERNAL SYSTEM RESET/LOAD

The RESET function is activated from off-board by the assertion of a low state on the PRES.B line, pin 94 on connector P1. An SPST pushbutton to ground can be connected to this line, and should be debounced by a 39 uf tantalum capacitor at C18.

The LOAD function can be activated by asserting a low state on the RESTART. B line, pin 93 of connector P1. An SPST pushbutton to ground, with attendant C23 for debouncing, can be used for external actuation.

### 7.7 REMOTE COMMUNICATIONS

Jumpering pin E18 to E19 connects pins 1 and 7 of connector P2 to ground. Removing this jumper leaves only pin 7 at ground. In some applications, it is not desirable to have signal ground connected to chassis ground, to prevent ground loops or keep an isolated chassis isolated. In these cases, remove the jumper. In most cases, though, there is no special consideration needed, and the jumper may be left in place.

Serial Port P3 can be used to directly communicate with an EIA compatible terminal. This type of operation requires that a jumper plug be installed between E54 and E55, which connects RTS to CTS of the TMS 9902, enabling operation of this device. The terminal with its proper cable (see Appendix B) may be plugged directly into connector P3.

If communications with an EIA compatible modem (see Section 8, Applications, under EIA Serial Port Applications) is desired, insert the jumper plug between pins E55 and E56. This connects CTS of the TMS 9902 to the line receiver on the P3 connector. The TM 990/506 modem cable, or equivalent, must be used.

### 7.8 MEMORY MAP CHANGE

The entire system memory map is divided into two categories - on-board and off-board. This division as well as the enable lines to on-board blocks of memory, are controlled by a PROM, a 74 S 287.

Blank PROM's may be programmed by the user to reconfigure the memory map. For a discussion of the pattern generating process, refer to Section 6, Theory of Operations, under Addressing Decoding.
7.9 TM 990/402 LINE-BY-LINE ASSEMBLER

A line-by-line assembler is available, progranned on two TMS 2708 EPROM's. It will assemble each instruction as it is input by the user. The resulting machine code will be printed on the terminal and placed in continuous memory locations. The TIBUG monitor must be present to use the assembler.

No relocatable labels can be used. Jump instructions use dollar-sign plus or minus byte displacements, and symbolic addresses are input as absolute locations. Error codes identify syntax errors (illegal op code), displacement errors (jump instructions), and range errors (e.g., R33). Figure 7-9 is an example of assembly output using the line-by-line assembler.
7.10 TM 990/301 MICROTERMINAL

An alternate to a hard-copy terminal is a $T M 990 / 301$ microterminal for user communication to and from the $T M 990 / 101 \mathrm{M}$. The size of a hand-held calculator, the TM 990/301 uses its light-emitting diode (LED) display to show hexadecimal or decimal values. Features of the $T M$ 990/301 include:

- Hexadecimal to signed decimal and signed decimal to hexadecimal conversion of displayed value.
- Display and change contents of Workspace Pointer, Program Counter, Status Register, or CRU ports.
- Increment through memory displaying contents.
- Display and change contents of memory addresses.
- Halt or single step user program execution.
- Begin program execution.
- Keyboard values 0 through $\mathrm{F}_{16}$.

This microterminal comes with its own cable which attaches to the 25-pin connector P2. To supply power to the microterminal, place jumpers at E20/E21 E22/E23 and E24/E25. When the microterminal is not connected, make sure that these jumpers are disconnected. Jumper E39/E40 must be in (EIA position) for microterminal operation. See Figure 7-2.

Figure 7-9 shows the microterminal and cabling to the TM 990/101M.

### 7.11 OEM CHASSIS

An original equipment manufacturer (OEM) chassis is available. It features slots for four boards, a motherboard backplace interfacing to P1 on the board, and a terminal strip for power, $\overline{\text { PRES. }} \mathrm{B}, \mathrm{INT1} . \mathrm{B}$, and $\overline{\mathrm{RESTART}} \mathrm{B}$. A dimensional drawing of the OEM chassis is shown in Figure 7-10. A schematic of the backplace is shown in Figure 7-11. P1 pin assignments are listed in Hable $\mathrm{H}-1$ of Appendix H .

NOTE
Dinension between card slots is one inch.

```
FIIOO FEDG - CHANGE MEmONY ADDRESS
FEOD EFAO {OF ;DFEOC,14
FEOE FEDC
FE04 U*S &-_ SYNTAX ERMOR
FE04 0460 E a>0080
FE06 0080
FE日S FENG
FFEDL- - CHANGE MEMOAY ADDRESS
FEDI: 434F कCDHGRATULATIDNS. YDUR FRDGRFM WDRKS: - - TEXT STATEmENT
FEOE 4E47
FE10 5e41
FE1E 5455
FE14 4C41
FE16 5449
FE1S 4F4E
FE1A 53EE
FE1C E059
FE1E 4F55
FEEO 5ee0
FEEE 5052
FEE4 4F47
FE26 5241
FEES 4DE0
FEEA 574F
FEEC 524B
FEZE 5921
FE30 0707 +>0707
FESE 0700 +>0700
```

Figure 7-9. Line-By-Line Assembler Output


Figure 7-10. TM 990/301 Microterminal


NOTES:

1. DIMENSIONS IN INCHES
2. DISTANCE BETWEEN SLOTS

IS 1 INCH
3. ALL DIMENSIONS $\pm 0.010$.

Figure 7-11. TM 990/510 OEM Chassis


Figure 7-12. OEM Chassis Backplane Schematic

## APPLICATIONS

### 8.1 GENERAL

This section covers various methods of communicating to applications hardware external to the TM 990/101M. Figure 8-1 shows board locations applicable to this section.

### 8.2 OFF-BOARD RAM

Figure 8-2 shows a logic diagram for adding additional RAM off-board. The buffers are controlled by the same logic that is used on board the TM 990/101M. The dual flip-flops are used to generate one wait state whenever the memory is enabled. The 74 LS 155 decodes the five most significant address lines. The A0 and A1 lines select this memory board, and A2, A3 and A4 select one of six banks of expansion RAM. The outputs of the 74 LS 155 select 1 K word banks, starting with the 1 Y 1 output, which corresponds to an address range of $E 800{ }_{16}$ to EFFF ${ }_{16}$. Lines 1 Y 2 and $1 Y 3$ are not used since they respond to the address range of $\mathrm{FOOO}_{16}$ to $\mathrm{FFFF}_{16}$, which are on-board the TM $990 / 101 \mathrm{M}$. Additional 1 K word banks connect to 1 YO , and so on up to 2 YO , which responds to the lowest address in this application, $\mathrm{COOO}_{16}$.

Alternatively, if the user wishes to address eight banks of RAM on this memory board, using 1 Y 2 and 1Y3, then the on-board memory can be moved to $\mathrm{BOOO}_{16}$ to $\mathrm{BFFF}_{16}$, or some other address, by reprogramming the Memory Address Decoder PROM on board the TM 990/101M.

The 74 LS 08 bringing $\varnothing 1 \mathrm{~B}$ onto the memory board is used to buffer the system bus, in keeping with the practice that only one LS load per board should appear for a system bus signal. It may easily be omitted. The two 7438 's with pull-up resistors attached are used instead of a 74LSO4 and 74LSOO to keep down the parts count.

### 8.3 OFF-BOARD TMS 9901

Figure 8-3 shows the wiring of an off-board TMS 9901 at the CRU bit address $\mathrm{OFEO}_{16}$. Only the programmable $I / O$ section is used; the clock and interrupt section is ignored. The R12 bit address is $1 \mathrm{FCO}_{16}$.

Connection is made through the system bus, P1. The CRUIN, CRUOUT, and CRUCLKB signals are gated by the 1G signal. Chip enable is performed by one 74LS30. Other addresses are not so easy to decode; the use of the various decode chips would enable a bank of TMS 9901's.

### 8.4 OFF-BOARD EIGHT-BIT I/O PORT

Figure $8-4$ shows the wiring of an I/O port with separate 8 -bit inputs and outputs. The input is a 74LS251 selector, also known as a TIM 9905. The output is an addressable latch array, a 74LS259 (or a TIM 9906). Address decoding is done by random logic, and the R12 CRU address is $0200_{16}$. Note that MEMEN is not used in adress decoding, so this circuit is active even during memory cycles. Again this does no harm since CRUCLKB is inactive and CRUIN is ignored by the processor.



Figure 8-2. Off-Board Memory


- and wire - wrap pins as recuired

Figure 8-3. Circuitry To Add TMS 9901 Off-Board


Figure 8-4. 8-Bit 9905/06 Port
8.5 EXTRA RS-232-C TERMINAL PORT

Figure 8-5 shows a diagram of a serial I/O port suitable for most RS-232-C terminals. The handshaking signals used are DATA CARRIER DETECT, which is generated from the REQUEST-TO-SEND tied back to CLEAR-TO-SEND on the TMS 9902, and DATA TERMINAL READY, which is brought into the TMS 9902 for program interrogation. The two 3.3 K resistors supply a "fake" CLEAR-TO-SEND and DATA-SET-READY to those terminals requiring them.

Since only half of the packages are used on the 75188 and 75189 devices, another TMS 9902 may be added for an additional serial port. The R12 CRU address is $1 \mathrm{FCO}_{16}$.


75188: $\operatorname{pin} 1=-12, \operatorname{pin} 7=$ GND, $\operatorname{pin} 14=+12$
75189: $\operatorname{pin} 7=$ GND, $\operatorname{pin} 14=+5$

Figure 8-5. RS-232-C Port

### 8.6 DIRECT MEMORY ACCESS (DMA) APPLICATIONS (FIGURES 8-6 AND 8-7)

The microcomputer controls CRU-based I/O transfers between the memory and peripheral devices. Data must pass through the CPU during these program-driven I/O transfers, and the CPU may need to be synchronized with the I/O device by interrupts or status-bit polling.

Some I/O devices, such as disk units, transfer large amounts of data to or from memory. Program driven I/O can result in relatively large response times, high program overhead, or complex programming techniques. Consequently, direct memory access (DMA) is used to permit the I/O device to transfer data to or from memory without CPU intervention. DMA can provide faster I/O response time and higher system throughput, especially for block data transfers. The DMA control circuitry is somewhat more expensive and complex than the economical CRU I/O circuitry and should therefore be used only when required.

Microcomputer direct memory access occurs in block and cycle stealing modes, using the CPU hold capability. The I/O device drives $\overline{\mathrm{HOLD}}$ active (low) when a DMA transfer needs to occur. At the beginning of the next available non-memory cycle, the CPU enters the hold state and raises HOLDA to acknowledge the hold request. The maximum latency time between the hold request and the hold acknowledge is equal to three clock cycles plus three memory cycles. The minimum latency time is equal to one clock cycle. A $3-\mathrm{MHz}$ system with no wait cycles has a maximum hold latency of nine clock cycles or 3 microseconds and a minimum hold latency of one clock cycle or 333 nanoseconds.

When HOLDA goes high, the CPU address bus, data bus, DBIN, $\overline{M E M E N}$, and $\overline{W E}$ are held in the high-impedance state to allow the I/O device to use the memory bus. The I/O device must then generate the proper address, data, and control signals and the proper timing to transfer data to or from the memory as shown in Figure 8-6. Thus the DMA device has control of the memory bus when the CPU enters the hold state (HOLDA $=1$ ), and may perform memory accesses without intervention by the microprocessor. Because the lines shown in Figure 8-6 go into high impedance when HOLDA $=1$, the DMA controller must drive these signals to the proper levels. The I/O device can use the memory bus for one transfer (cycle-stealing mode) or for multiple transfers (block mode). At the end of the DMA transfer, the I/O device releases HOLD and normal CPU operation proceeds. TMS 9900 HOLD and HOLDA timing are shown in Figure 8-7.

### 8.6.1 DMA SYSTEM TIMING (FIGURE 8-8)

The Direct Memory Access (DMA) process can be divided into three distinct phases (shown in Figure 8-8):

- Acquisition of memory control from the system.
- Memory control by the DMA device, and
- Release of memory control to the system.

In systems with multiple DMA devices, the memory control phase can be shared by the devices on a priority basis; however, the acquisition and release phases must remain distinct in that the release phase must end before another acquisition phase beings. This is necessary to avoid any memory access conflict resulting from the hold acknowledge signal (HOLDA) delay which occurs when the hold signal (HOLD) is released.




The acquisition of memory control from the system begins when the $\overline{H O L D}$ signal is asserted by the DMA device. This signal is driven by an open-collector circuit and must be synchronized to the trailing edge of clock phase one ( $\varnothing 1$ ). The acquisition phase ends at the first trailing edge of 01 following the receipt of HOLDA. Round-trip timing delays between the DMA device and the CPU must be considered during device controller design.

The control of memory by the DMA device begins at the completion of the acquisition and continues for as many memory cycles as required. The device controller must provide the memory cycle timing signals MEMEN, DBIN, WE, and DMACC (TM 990 bus signal) as well as the memory address and data signals. The memory cycle timing must duplicate the microcomputer memory cycle timing with respect to minimum setup and hold times and also to synchronization to 01 and o3 clocks. The device controller must monitor the READY signal and wait as required by the memory. The device controller must not require unnecessary wait states (wait states not required by the microcomputer) because of device controller setup timing; however, the device controller can delay the start of a memory cycle to allow setup time for the DBIN, DATA, and address signals.

The release of memory control to the system begins when $\overline{H O L D}$ is released by the DMA device and is complete when the CPU releases HOLDA. Since the CPU requires two $\varnothing 1$ clock cycles for the release of HOLDA, resumption of memory access during the release phase can cause a memory access conflict when the DMA device responds to HOLDA just prior to HOLDA being released. This conflict will cause loss of data and possibly modification of random memory locations.

### 8.6.2 MEMORY CYCLE TIMING (FIGURE 8-9)

As shown in Figure 8-9, a memory cycle consists of two states, MFIRSTQ and MLASTQ, plus wait states MWAITQ as required by memory. Each state is one ol clock cycle long. If additional DBIN, data or address setup time is required, a setup state can be inserted before the MFIRSTQ state. The MLASTQ states marks the end of a memory cycle. Read data will be stable at the end of MLASTQ. The control signals MEMEN and $\overline{H O L D}$ which are static during a memory cycle are allowed to change at the end of MLASTQ. In a multichannel-DMA controller, the device access granted signals are allowed to change at the end of MLASTQ.

### 8.6.3 DMA SYSTEM GUIDELINES

1. DMA and CPU memory cycle timing should be identical.
2. DMA memory cycles can include memory-dependent wait states.
3. DMA devices must not require memory to insert wait states.
4. DMA devices must allow HOLDA to drop after releasing $\overline{\text { HOLD }}$ prior to reasserting HOLD.
5. Three-state bus conflicts must be avoided.
6. Multiple DMA devices must not attempt simultaneous memory access.
7. Sufficient data and address setup times prior to $\overline{\mathrm{WE}}$ must be maintained.
8. Most DMA device timing problems will occur at the first and last memory accesses and at device to device changeover in systems with multiple devices.


## Figure 8-9. Memory Cycle Timing

### 8.6.4 MULTIPLE-DEVICE DIRECT MEAORY ACCESS CONTROLLER

This section outlines the design of an eight-device, priority-access controller for the direct memory access system shown in Figure 8-10. The controller accepts access requests from the device controllers, acquires memory from the CPU, grants memory access to the highest-priority device switching from device to device as required, and generates all necessary memory cycle timing signals.

The DMA controller interfaces with the device controllers (shown in Figure 8-11) through a DMA control bus consisting of access request (ARO through AR7), access granted ( $\overline{\text { AGO }}$ through $\overline{\mathrm{AG7}}$ ), and memory cycle complete ( $\overline{\mathrm{MCOHP}}$ ) signals. To access memory a controller asserts access request and waits for access granted. The controller then drives the address bus (AO through A15), and the data bus (D0 through D15) as required, and the DBIN signal. The MCOMP signal indicates that the memory cycle will be complete and read data will be stable on the data bus at the trailing edge of the o1 clock. A device can request multiple memory cycles by continuously asserting access request. Access request is released during the first clock cycle of the last required memory cycle.


Figure 8-10. DMA System Block Diagram


Figure 8-11. DMA Device Controller

The DMA controller (shown in Figure 8-12) provides memory access control, memory cycle timing, and priority-based access of memory by the device controllers. Access requests are synchronized to system clock, then prioritized using a priority encoder followed by a decoder. The priority encoder also provides the signal DMAR which indicates if any device is requesting access. Memory access is granted to the highest-priority device when HOLDA is received from the CPU and at the end of each memory cycle. This is done by loading a register with the decoder outputs. If no device is requesting access, the decoder is disabled and the register is loaded thus disabling all access granted signals. Loading of the register is inhibited from the time HOLD is released by the DMA controller until HOLDA is released by the CPU in order to avoid an access conflict between the DMA and the CPU due to the HOLDA response time.

DMA CONTROL
BUS TO
DEVICE CONTROLLERS


Figure 8-12. DMA Controller

The DMA controller timing with priority contention is shown in Figure 8-13. The logic equations for the DMA controller are:

| DMAR | $=$ | $A R O Q+A R 1 Q+\ldots+A R 7 Q$ |
| :---: | :---: | :---: |
| STARTQ $_{\text {J }}$ | $=$ | DMARQ - $\overline{\text { MEMENQ - }}$ RELEASEQ |
| STARTQ $_{\text {K }}$ | $=$ | HOLDA - STARTQ |
| MEMENQ ${ }_{\text {J }}$ | = | HOLDA - STARTQ = STARTQ |
| MEMENQ $_{\text {K }}$ | $=$ | $\overline{\text { DMARQ - MLASTQ }}$ |
| RELEASEQ $_{\mathrm{J}}$ | $=$ | $\overline{\mathrm{DMAR}} \mathrm{Q}$ - MLASTQ $=$ MEMENQ |
| $\mathrm{RELEASEQ}_{\mathrm{K}}$ | = | $\overline{\text { HOLDA - RELEASEQ }}$ |
| HOLD | $=$ | DMAR - $\overline{\text { RELEASEQ }}+\mathrm{STARTQ}+\mathrm{MEMENQ}$ |
| MFIRSTQ ${ }_{\text {D }}$ | $=$ | HOLDA - STARTQ + DMAR - MLASTQ |
| MWAITQ ${ }_{\text {D }}$ | $=$ | MFIRSTQ - $\overline{\mathrm{READY}}+\mathrm{MWAITQ}$ - $\overline{\mathrm{READY}}$ |
| MLASTQ ${ }_{\text {D }}$ | $=$ | MFIRSTQ READY + MWAITQ - READY |
| $W_{\text {WE }}^{\text {D }}$ | $=$ | $\overline{\text { DBIN }}$ - MFIRSTQ + WEQ MWAITQ |
| DMACC | $=$ | MFIRSTQ + MWAITQ |
| ACGATE | $=$ | HOLDA - STARTQ + MLASTQ |
| ACCLK | $=$ | $\overline{\text { ACGATE - }}$ ¢1 |
| MCOMP | = | $\overline{\text { MLASTQ }}$ |

where signals ending with the letter $Q$ are flip-flop outputs and signals with subscripts are the corresponding flip-flop inputs. All flip-flops are code-triggered on the trailing edge of $\phi 1$ except WEQ ( $\phi 1$ leading edge).


This section describes the cable configurations and connector pin assignments used with the microcomputer EIA serial port (connector P3). Interconnection information is ncluded for 103-, 202-, and 201- series modems and EIA data terminals. A typical system configuration is shown in Figure 8-14. TI offers a ready-made cable for use with all of the above modems, the TM 990/506.


Figure 8-14. Cable Connections
Я.7.1 CABLE PIN ASSIGNMENTS
.'ables 8-1, 8-2, 8-3, and 8-4 provide pin assignment information for interface cables.

Table 8-1. 103/113 Data Set Cable

| 101 Pin <br> On P3 <br> (Male) | Moder Pin <br> $103 / 113$ <br> (Male) | RS-232-C <br> Circuit | Function |
| :---: | :---: | :--- | :--- |
|  | 1 | AA | Protective Ground |
| 3 | 2 | BA | Transidtter Data |
| 2 | 3 | BB | Receiver Data |
| 8 | 4 | CA | Request to Send |
| 16 | 5 | CB | Clear to Send |
| 19 | 6 | CC | Data Set Ready |
| 7 | 7 | AB | Signal Ground |
| 20 | 8 | CF | Received Line Signal Detector (DCD) |
| 21 | 20 | CD | Data Terminal Ready |
| 22 | 22 | RE | Ring Indicator |

Table 8-2. 202/212 Data Set Cable

| 101 Pin <br> On P3 <br> (Male) | Modem Pin <br> 202/212 <br> (Male) | RS-232-C <br> Circuit | Function |
| :---: | :---: | :--- | :--- |
|  |  |  |  |
| 1 | 1 | AA | Protective Ground |
| 3 | 2 | BA | Transmitter Data |
| 2 | 3 | BB | Receiver Data |
| 8 | 4 | CA | Request to Send |
| 16 | 5 | CB | Clear to Send |
| 19 | 6 | CC | Data Set Ready |
| 7 | 7 | AB | Signal Ground |
| 20 | 8 | CF | Received Ling Signal Detector (DCD) |
| 21 | 20 | CD | Data Terminal Ready |
| 22 | 22 | CE | Ring Indicator |

Note: Pins 11 and 12 (reverse channel on 202) are not connected

Table 8-3. 201 Data Set Cable

| 101 Pin <br> On P3 <br> (Male) | Data Set <br> Pin 201 <br> (Male) | Circuit <br> 201 | Function |
| :---: | :--- | :--- | :--- |
|  | 1 |  | AA |
| 1 | 2 | BA | Protective Ground |
| 3 | 3 | BB | Receive Data |
| 2 | 4 | CA | Request to Send |
| 8 | 5 | CB | Clear to Send |
| 16 | 6 | CC | Data Set Ready |
| 19 | 7 | AB | Signal Ground |
| 7 | 8 | CB | Data Carrier Detect |
| 20 | 15 | DB | Transmitter Signal Element Timing |
| 15 | 17 | DD | Receiver Signal Element Timing |
| 17 | 20 | CD | Data Terminal Ready |
| 21 | 22 | CE | Ring Indicator |
| 22 |  |  |  |

Note: Pin 14 (new synchronization) is not connected

Table 8-4. Data Terminal Cable

| 101 Pin |
| :---: | :---: | :--- | :--- |
| On P3 |$\quad$| Data |
| :---: |
| Terminal |
| Pin |
| (Female) |$\quad$| RS-232-C |
| :--- |
| Circuit |$\quad$ Function | ( |
| :--- |
| 1 |

### 8.7.2 MODEM (DATA SET) INTERFACE SIGNAL DEFINITIONS

### 8.7.2.1 Pin 1 (AA) Protective Ground

This interface lead is connected to signal ground of the microcomputer by connecting pin E18 to E19 with a jumper.
8.7.2.2 Pin 2 (BA) Transmitter Data

The interface lead provides the electrical connection from the microcomputer to the associated data set for the purpose of transferring a bit-by-bit serialization of the data which is to be transmitted across the communication channel. In the time domain, character information presented on this lead will appear least significant bit first through most significant data bit. In asynchronous systems, each character serialization will be preceded by a start bit and followed by one or more stop bits.

### 8.7.2.3 Pin 2 ( $B B$ ) Receiver Data

This interface lead provides the electrical connection from the associated data set to the microcomputer for the purpose of transferring a bit-by-bit serialization of the data which has been received from the remote end of the associated communications channel. The received character format is the same as the format transmitted.
8.7.2.4 Pin 4 (CA) Request to Send

This circuit originates in the microcomputer and is utilized to condition the asociated data set into the transmit mode. In half-duplex facilities this interface signal is also utilized by the associated data set to control the direction of transmission and to aid in the performance of the call turnaround function. Some fullduplex facilities such as the Bell System 103- and 212-type data sets do not actually require this circuit for normal operation but it will continue to function as if it were required. Once the microcomputer has asserted the REQUEST TO SEND interface signal its transmit logic must remain in an idle state until the associated data set has responded with the CLEAR TO SEND interface signal described in the next paragraph.

### 8.7.2.5 Pin 5 (CB) Clear to Send

The CLEAR TO SEND interface signal originates on the associated data set and indicates to the microcomputer that serial data transmission may proceed across circuit BA on pin \#2. Some full-duplex facilities such as the Bell System 103-type data set actually hold this circuit asserted once the communications channel has beer established but the microcomputer must ignore this constant status indication if circuit CA on pin \#4 is not asserted.
8.7.2.6 Pin 6 (CC) Data Set Ready

This interface lead originates in the associated data set and indicates to the microcomputer that all prerequisite conditions are satisfied and therefore data communications may now proceed. It is to be noted that the DATA SET READY lead is indicative of the status of the local data set only and in no way can be used to infer anything about the status of the remote data set.
8.7.2.7 Pin 7 (AB) Signal Ground

This interface lead provides the common ground reference potential for all interchange circuits except circuit AA on pin \#1. In addition, this circuit is electrically in common with the logic signal ground of the microcomputer. A jumper provides electrical commonality with circuit AA to minimize the introduction of noise into the electronic circuitry. The jumper may be removed at installation time if necessary.

### 8.7.2.8 Pin 8 (CF) Received Line Signal Detector

More commonly known as DATA CARRIER DETECT, this interface lead originates in the associated data set and is utilized to indicate to the microcomputer that a signal suitable for demodulation is being received on the communications channel. Communications interfaces utilize this signal to prepare for data reception and therefore all internal receiver logic must be held in an idle state until circuit CF is asserted.

### 8.7.2.9 Pins 9 to 14 Not Used

8.7.2.10 Pin 15 (DB) Transmission Signal Element Timing

The DB circuit originates on an associated synchronous data set and is utilized to provide the driving clock for all of the internal transait logic on the microcomputer. The microcomputer will present serial data to circuit BA on pin $\# 2$ synchronously with the negative-to-positive transition of the clocking signal on circuit DB. An associated synchronous data set samples the data bit presented on circuit BA synchronously with the positive-to-negative transition of the clocking signal on circuit DB.

It is worthwhile to note at this point that most synchronous data set provide an external transmitter clock option by which the user can provide its own clock to the modem across circuit DA on pin $\# 24$ of the EIA standard RS-232-C. Under these conditions the modem will synchronize circuit DB on pin $\# 15$ with the previously mentioned external transmitter clock. This method of supplemental clocking is not supported by the microcomputer. Accordingly, the microcomputer is capable of interfacing only to synchronous data sets which have the standard factory-wired internal transmitter clock circuit installed.
8.7.2.12 Pin 17 (DD) Receiver Signal Element Timing

The DD circuit originates on an associated synchronous data set and is utilized to provide the driving clock for all of the internal receiver logic on the microcomputer. An associated synchronous data set will present serial data to circuit BB on pin \#3 synchronously with the NEGATIVE-TO-POSITIVE transition of the clocking signal on the circuit DD. The microcomputer samples the data bit presented on circuit BB synchronously with the POSITIVE-TO-NEGATIVE transition of the clocking signal on circuit DD.
8.7.2.13 Pin 18 And 19 Not Used
8.7.2.14 Pin 20 (CD) Data Terminal Ready

This circuit originates in the microcomputer and is utilitzed to prepare the associated data set for connection once a call has been established. The actual connection can be initiated by either a manual or automatic answering procedure in addition to either a manual or automatic call origination procedure. Circuit CD is dropped to terminate a completed call and should not be raised again until the associated data set has responded by dropping circuit CC on pin $\# 6$.

### 8.7.2.15 Pin 21 Not Used

8.7.2.16 Pin 22 (CE) Ring Indicator

This interface signal originates on the associated data set and indicates to the microcomputer that an incoming call is pending on the communications channel. Note that the microcomputer incorporates an integrator circuit on the RING INDICATOR signal to protect against the spikes and false-rings normally associated with circuit CE due to the inductive coupling effects inherent in the cables used to connect the microcomputer with external data sets.
8.7.2.17 Pins 23 to 25 Not Used

## A-1 GENERAL

Figure A-1 shows the wiring configuration required to connect a $3320 / 5 \mathrm{JE}$ Teletype in a 20 mA current loop with a TM 990/101M. Other teletypewriter models may require different connections; therefore, consult the manufacturer for correct wiring of other models. Teletypewriters can be used with Assembly No. 999211-0001 only.

CAUTION
Note the 117 Vac connection at pins 1 and 2. Be sure that this voltage is not accidently wired to the TM 990/101M board.

## A-2 CONNECTIONS

The following assumes that the teletypewriter is wired as it came from the factory.
(1) Locate the 151411 terminal block at the left rear (viewed from the rear) of the machine (Figure A-1).
(2) Move the white/blue wire from terminal 4 to terminal 5 on the terminal block.
(3) Move the brown/yellow wire from terminal 3 to terminal 5 on the terminal block.
(4) Move the purple wire from terminal 8 to terminal 9 on the terminal block (for 20 mA neutral signaling).
(5) Locate the power resistor behind the teletype power supply. Remove the blue wire from the 750 ohm tap and connect it to the 1450 ohm tap, as shown in Figure A-2.
(6) Check pins 3, 4, 6, and 7 at terminal strip 151411. Voltage to ground must be zero with power applied. If not, do not connect to the TM 990/101M.

## NOTE

For teletypewriter operation jumper E36/E37 must be installed and E39/E40 must be in the EIA position.

A-3 TROUBLESHOOTING
If the printer continues to chatter after the RESET switch on the TM 990/101M has been activated, reverse connections 6 and 7 at the terminal strip.



DETAIL A

FIGURE A-2. TELETYPEWRITER RESISTOR CONNECTION

Figure B-1 shows the wiring for the 743 KSR cable attached between connector P2 on the TM 990/101M and a 743 KSR data terminal. Also shown is the relationship between cable wires and signals to the serial interface, the TMS 9902. Figure B-2 shows the cable configuration for the 733 data terminal.

NOTE
When using an RS-232-C device, disconnect jumper E36/E37 and insert jumper E39/E40 (EIA position). See Figure 7-2.


NOTE: Suggested ElA cable connectors \|IT Cannon or TRW Cinch:
P2: DB 25 P
P1: DE 155
A0001414

FIGURE B-1. EIA RS-232-C CABLING FOR 743 DATA TERMINAL


FIGURE B-2. EIA RS-232-C CABLING FOR 733 DATA TERMINAL

## APPENDIX C

## ASCII CODE

TABLE C-1. *ASCII CONTROL CODES

| CONTROL | BINARY CODE | HEXADECIMAL CODE |
| :---: | :---: | :---: |
| NUL - Null | 0000000 | 00 |
| SOH - Start of heading | 0000001 | 01 |
| STX - Start of text | 0000010 | 02 |
| ETX - End of text | 0000011 | 03 |
| EOT - End of transmission | 0000100 | 04 |
| ENO - Enquiry | 0000101 | 05 |
| ACK - Acknowledge | 0000110 | 06 |
| BEL - Bell | 0000111 | 07 |
| BS - Backspace | 0001000 | 08 |
| HT - Horizontal tabulation | 0001001 | 09 |
| LF - Line feed | 0001010 | OA |
| VT - Vertical tab | 0001011 | OB |
| FF - Form feed | 0001100 | OC |
| CR - Carriage return | 0001101 | OD |
| SO - Shift out | 0001110 | OE |
| SI - Shift in | 0001111 | OF |
| DLE - Data link escape | 0010000 | 10 |
| DC1 - Device control 1 | 0010001 | 11 |
| DC2 - Device control 2 | 0010010 | 12 |
| DC3 - Device control 3 | 0010011 | 13 |
| DC4 -- Device control 4 (stop) | 0010100 | 14 |
| NAK - Negative acknowledge | 0010101 | 15 |
| SYN - Synchronous idle | 0010110 | 16 |
| ETB - End of transmission block | 0010111 | 17 |
| CAN - Cancel | 0011000 | 18 |
| EM - End of medium | 0011001 | 19 |
| SUB - Substitute | 0011010 | 1A |
| ESC - Escape | 0011011 | 1 B |
| FS - File separator | 0011100 | 1 C |
| GS - Group separator | 0011101 | 10 |
| RS - Record separator | 0011110 | 1E |
| US - Unit separator | 0011111 | 1F |
| DEL - Delete, rubout | 1111111 | 7F |

*American Standards Institute Publication X3.4-1968

TABLE C-2. *ASCII CHARACTER CODE

| CHARACTER | $\begin{aligned} & \text { BINARY } \\ & \text { CODE } \end{aligned}$ | HEXADECIMAL CODE | CHARACTER | BINARY CODE | HEXADECIMAL CODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Space | 0100000 | 20 | P | 1010000 | 50 |
| $!$ | 0100001 | 21 | 0 | 1010001 | 51 |
| " (dbl quote) | 0100010 | 22 | R | 1010010 | 52 |
| \# | 0100011 | 23 | S | 1010011 | 53 |
| s | 0100100 | 24 | T | 1010100 | 54 |
| \% | 0100101 | 25 | U | 1010101 | 55 |
| \& | 0100110 | 26 | $v$ | 1010110 | 56 |
| ' (sgl. quote) | 0100111 | 27 | w | 1010111 | 57 |
| 1 | 0101000 | 28 | X | 1011000 | 58 |
| 1 | 0101001 | 29 | Y | 1011001 | 59 |
| - (asterisk) | 0101010 | 2A | Z | 1011010 | 5A |
| + | 0101011 | 2 B | 1 | 1011011 | 5 B |
| , (comma) | 0101100 | 2 C |  | 1011100 | 5 C |
| - (minus) | 0101101 | 20 | 1 | 1011101 | 5D |
| . (period) | 0101110 | 2 E | 1 | 1011110 | 5E |
| / | 0101111 | 2 F | -- (underline) | 1011111 | 5 F |
| 0 | 0110000 | 30 |  | 1100000 | 60 |
| 1 | 0110001 | 31 | a | 1100001 | 61 |
| 2 | 0110010 | 32 | b | 1100010 | 62 |
| 3 | 0110011 | 33 | c | 1100011 | 63 |
| 4 | 0110100 | 34 | d | 1100100 | 64 |
| 5 | 0110101 | 35 | e | 1100101 | 65 |
| 6 | 0110110 | 36 | f | 1100110 | 66 |
| 7 | 0110111 | 37 | 9 | 1100111 | 67 |
| 8 | 0111000 | 38 | h | 1101000 | 68 |
| 9 | 0111001 | 39 | 1 | 1101001 | 69 |
| : | 0111010 | 3A | 1 | 1101010 | 6A |
| ; | 0111011 | 38 | k | 1101011 | 6 B |
| $<$ | 0111100 | 3 C | 1 | 1101100 | 6 C |
| $=$ | 0111101 | 3 D | m | 1101101 | 6D |
| > | 0111110 | 3 E | n | 1101110 | 6 E |
| ? | 0111111 | 3F | - | 1101111 | 6 F |
| @ | 1000000 | 40 | p | 1110000 | 70 |
| A | 1000001 | 41 | q | 1110001 | 71 |
| B | 1000010 | 42 | ; | 1110010 | 72 |
| C | 1000011 | 43 | $s$ | 1110011 | 73 |
| D | 1000100 | 44 | 1 | 1110100 | 74 |
| E | 1000101 | 45 | u | 1110101 | 75 |
| F | 1000110 | 46 | $v$ | 1110110 | 76 |
| G | 1000111 | 47 | w | 1110111 | 77 |
| H | 1001000 | 48 | x | 1111000 | 78 |
| 1 | 1001001 | 49 | V | 1111001 | 79 |
| J | 1001010 | 4 A | 2 | 1111010 | 7A |
| K | 1001011 | 4 B | ! | 1111011 | 78 |
| L | 1001100 | 4 C | ; | 1111100 | 7 C |
| M | 1001101 | 4 D | ; | 1111101 | 70 |
| $N$ | 1001110 | 4E | $\sim$ | 1111110 | 7E |
| 0 | 1001111 | 4F |  |  |  |

[^5]
## APPENDIX D

## BINARY, DECIMAL AND HEXADECIMAL NUMBERING

## D-1 GENERAL

This appendix covers numbering systems to three bases (2,10, and 16) which are used throughout this manual.

## D-2 POSITIVE NUMBERS

D-2.1 DECIMAL (BASE 10). When a numerical quantity is viewed from right to left, the rightmost digit represents the base number to the exponent 0 . The next digit represents the base number to the exponent 1 , the next to the exponent 2 , then exponent 3 , etc. For example, using the base 10 (decimal):

$$
\begin{array}{cccccccc}
10^{6} & 10^{5} & 10^{4} & 10^{3} & 10^{2} & 10^{10} & 10^{0} \\
\times, & \times & \times & \times, & \mathrm{X} & \mathrm{X} & \mathrm{x}
\end{array}
$$

or


For example, 75,264 can be broken down as follows:


D-2.2 BINARY (BASE 2). As base 10 numbers use ten digits, base 2 numbers use only 0 and 1. When viewed from right to left, they each represent the number 2 to the powers $0,1,2$, etc., respectively as shown below:

| $2^{15}$ |  | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $(32,768)$ | $\cdots$ | $(64)$ | $(32)$ | $(16)$ | $(8)$ | $(4)$ | $(2)$ | $(1)$ |
| X | $\cdots$ | X | X | X | X | X | X | X |

For example, $11011_{2}$ can be translated into base 10 as follows:


2710
or $11011_{2}$ equals $\mathbf{2 7}_{10}$.
Binary is the language of the digital computer. For example, to place the decimal quantity 23 $\left(23_{111}\right)$ into a 16 -bit memory cell, set the bits to the following:

| 0 | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |

which is $1+2+4+16=23_{10}$.
D-2.3 HEXADECIMAL (BASE 16). Whereas binary uses two digits and decimal uses ten digits, hexadecimal uses 16 ( 0 to $9, A, B, C, D, E$, and F).

The letters A through $F$ are used to represent the decimal numbers 10 through 15 as shown on the following page.

| $\mathrm{N}_{10}$ | $\mathrm{~N}_{16}$ | $\mathrm{~N}_{10}$ | $\mathbf{N}_{16}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 8 | 8 |
| 1 | 1 | 9 | 9 |
| 2 | 2 | 10 | A |
| 3 | 3 | 11 | B |
| 4 | 4 | 12 | C |
| 5 | 5 | 13 | D |
| 6 | 6 | 14 | E |
| 7 | 7 | 15 | F |

When viewed from right to left, each digit in a hexadecimal number is a multiplier of 16 to the powers $0,1,2,3$, etc., as shown below:

| $16^{3}$ | $16^{2}$ | $16^{1}$ | $16^{0}$ |
| :---: | :---: | :---: | :---: |
| $(4096)$ | $(256)$ | $(16)$ | $(1)$ |
| $X$ | $X$ | $X$ | $X$ |

For example, 7 B A $5_{16}$ can be translated into base 10 as follows:
or 7 B A $5_{16}$ equals $\mathbf{3 1 , 6 5 3 _ { 1 0 }}$.
Because it would be awkward to write out 16-digit binary numbers to show the contents of a 16 -bit memory word, hexadecimal is used instead. Thus

$$
003 \mathrm{E}_{16} \text { or }>003 \mathrm{E}(>\text { indicates hexadecimal) }
$$

is used instead of
to represent $62_{10}$ as computed below:

BASE 10


Note that separating the 16 binary bits into four-bit parts facilitates recognition and translation into hexadecimal.

| 0000 | 0000 | 0011 | 11102 |  |  |  | 8 | $F_{16}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 |  | or | $\dagger$ | $\dagger$ | $\downarrow$ |  |
| 0 | 0 | 3 | $\mathrm{E}_{16}$ | Or | 1100 | 0111 | 1011 | 11112 |

Table D-1 is a conversion chart for converting decimal to hexadecimal and vice versa. Table D-2 shows binary, decimal and hexadecimal equivalents for numbers 0 to 15 . Note that Table D-1 is divided into four parts, each part representing four of the 16 -bits of a memory cell or word (bits 0 to 15 with bit 0 being the most significant bit (MSB) and bit 15 being the least significant bit (LSB). Note that the MSB is on the left and represents the highest power of 2 and the LSB on the right represents the 0 power of $2\left(2^{\circ}=1\right)$. As explained later, the MSB can also be used to signify number polarity (+ or --).

## NOTE

To convert a binary number to decimal or hexadecimal, convert the positive binary value as described in Section D-4.

TABLE D-1. HEXADECIMAL/DECIMAL CONVERSION CHART

MSB LSB

| BITS | $16^{3}$ |  | $16^{2}$ |  | $16^{1}$ |  | $16^{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 01 | 23 | 45 | 67 | 87 | 811 | 1213 | $14 \quad 15$ |
|  | HEX DEC |  | HEX DEC |  | HEX DEC |  | HEX DEC |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 1 | 4096 | 1 | 256 | 1 | 16 | 1 | 1 |
|  | 2 | 8192 | 2 | 512 | 2 | 32 | 2 | 2 |
|  | 3 | 12288 | 3 | 768 | 3 | 48 | 3 | 3 |
|  | 4 | 16384 | 4 | 1024 | 4 | 64 | 4 | 4 |
|  | 5 | 20480 | 5 | 1280 | 5 | 80 | 5 | 5 |
|  | 6 | 24576 | 6 | 1536 | 6 | 96 | 6 | 6 |
|  | 7 | 28672 | 7 | 1792 | 7 | 112 | 7 | 7 |
|  | 8 | 32768 | 8 | 2048 | 8 | 128 | 8 | 8 |
|  | 9 | 36864 | 9 | 2304 | 9 | 144 | 9 | 9 |
|  | A | 40960 | A | 2560 | A | 160 | A | 10 |
|  | B | 45056 | B | 2816 | B | 176 | B | 11 |
|  | C | 49152 | C | 3072 | C | 192 | C | 12 |
|  | D | 53248 | D | 3328 | D | 208 | D | 13 |
|  | E | 57344 | E | 3584 | E | 224 | E | 14 |
|  | F | 61440 | F | 3840 | F | 240 | F | 15 |

To convert a number from hexadecimal, add the decimal equivalents for each hexadecimal digit. For example, 7A82 ${ }_{16}$ would equal in decimal $28,672+2,560+128+2$. To convert hexadecimal to decimal, find the nearest decimal number in the above table less than or equal to the number being converted. Set down the hexadecimal equivalent then subtract this number from the nearest decimal number. Using the remainder(s), repeat this process. For example:

$$
\begin{array}{rr}
31,362_{10}=7000_{16}+2690_{10} & 7000 \\
2.690_{10}=A 00_{16}+130_{10} & \text { AOO } \\
130_{10}=80_{16}+2_{10} & 80 \\
2_{10}=\mathbf{2}_{16} & \frac{2}{7 A 82_{16}}
\end{array}
$$

TABLE D-2. BINARY, DECIMAL, AND HEXADECIMAL EQUIVALENTS

| BINARY $\left(\mathrm{N}_{2}\right)$ | $\underset{\left(\mathbf{N}_{10}\right)}{\text { DECIMAL }}$ | HEXADECIMAL ( $\mathrm{N}_{16}$ ) |
| :---: | :---: | :---: |
| 0000 | 0 | 0 |
| 0001 | 1 | 1 |
| 0010 | 2 | 2 |
| 0011 | 3 | 3 |
| 0100 | 4 | 4 |
| 0101 | 5 | 5 |
| 0110 | 6 | 6 |
| 0111 | 7 | 7 |
| 1000 | 8 | 8 |
| 1001 | 9 | 9 |
| 1010 | 10 | A |
| 1011 | 11 | B |
| 1100 | 12 | c |
| 1101 | 13 | D |
| 1110 | 14 | E |
| 1111 | 15 | F |
| 10000 | 16 | 10 |
| 10001 | 17 | 11 |
| 10010 | 18 | 12 |
| 10011 | 19 | 13 |
| 10100 | 20 | 14 |
| 10101 | 21 | 15 |
| 10110 | 22 | 16 |
| 10111 | 23 | 17 |
| 11000 | 24 | 18 |
| 11001 | 25 | 19 |
| 11010 | 26 | 1A |
| 11011 | 27 | 1 B |
| 11100 | 28 | 1 C |
| 11101 | 29 | 1D |
| 11110 | 30 | 1 E |
| 11111 | 31 | 1 F |
| 100000 | 32 | 20 |

## D-3 ADDING AND SUBTRACTING BINARY

Adding and subtracting in binary uses the same conventions for decimal: carrying over in addition and borrowing in subtraction.

Basically,

| 0 | 1 | 10 |
| ---: | ---: | ---: |
| +1 | +1 |  |
| 1 | (the carry, 1, is carried to the left) | -1 |
|  | 01 |  |

-1
01

| (1 is borrowed from |
| :--- |
| top left) |




D-4 POSITIVE/NEGATIVE CONVERSION (BINARY). To compute the negative equivalent of a positive binary or hexadecimal number, or interpret a binary or hexadecimal negative number (determine its positive equivalent) use the two's complement of the binary number.

## NOTE

To convert a binary number to decimal, convert the positive binary value (not the negative binary value) and add the sign.

Two's complementing a binary number includes two simple steps:
a. Obtain one's complement of the number ( 1 's become 0 's, 0 's becomes 1 's) (invert bits).
b. Add 1 to the one's complement.

For example, with the MSB (left-most bit) being a sign bit:

| $\underline{010}\left(+2_{2}\right)$ | $\underline{111}\left(-1_{2}\right)$ | $\underline{110}$ | $(-22)$ | $\underline{101}$ | $\left(-3_{2}\right)$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 101 | Invert | 000 | Invert | 001 | Invert | 010 |
| Invert |  |  |  |  |  |  |
| $\frac{1}{110}$ | Add 1 | $\left.+2_{2}\right)$ | +1 | Add 1 | +1 | Add 1 |
| 001 | $\left(+1_{2}\right)$ | 010 | $\left(+2_{2}\right)$ | $\frac{+1}{011}$ |  |  |
| $\left(+3_{2}\right)$ |  |  |  |  |  |  |

This can be expanded to 16 -bit positive numbers:

| $\left(=39 F 6{ }_{16}\right.$ ) | 0011 | 1001 | 1111 | 0110 | (39F6 16 | $=+14,838{ }_{10}{ }^{\prime}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1100 | 0110 | 0000 | 1001 | Invert |  |  |  |  |
|  |  |  |  | +1 | Add 1 |  |  |  |  |
| $\left(=C_{60 A}{ }_{16}\right)$ | 1100 | 0110SIGN | $\begin{gathered} 0000 \\ T(-) \end{gathered}$ | 1010 | (C60A $_{16}$ | $=$ | $-14,83810$ | Two's Complement |  |
|  |  |  |  |  |  |  |  |  |  |

And to 16-bit negative numbers:


## Table E-1. Parts For all Dash Numbers

| Symbol | Description | 01 | $\underline{-0002}$ | $\underline{-0003}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { C1-C8, C11, } \\ & \text { C13-C17, } \\ & \text { C19-C22, C24 } \\ & \text { C26-C39, C41-C44 } \end{aligned}$ | Capacitor, $0.047 \mu \mathrm{~F}$ | X | x | X |
| C9, C12, C25, C40 | Capacitor, 22 mFd | X | X | x |
| C10 | Capacitor, 18 pFd | X | $\mathbf{x}$ | x |
| C45-C48 | Capacitor $0.047 \mathrm{mFd}, 10 \%$ | X | X | X |
| CR1, CR2 | Diode, IN5333B |  | x |  |
| CR3 | Diode, IN914B | x |  | x |
| DS 1 | Diode (L.E.D., CM 4-43) | X | X | X |
| E1-E40, E53-E56 | Pin, Jumper (BEI 75481-002) | x |  | X |
| E1-E35, E38-E56 | Pin, Jumper (BEI 75481-002) |  | x |  |
| All Jumpers | $\begin{aligned} & \text { Plug, Jumper (BEI 65474-004, } \\ & \text { R 530153-002) } \end{aligned}$ | x | x | X |
| L 1 | Coil, RF, $033 \mu \mathrm{H}$ | X | x | X |
| P2, P3 | Connector, 25 pin (AMP 206584-2) | X | x | X |
| Q1 | Transistor, PNP | X |  | X |
| $\begin{aligned} & \text { R1, R2, R4, R5, R7, } \\ & \text { R8, R11, R23, R26, } \\ & \text { R44, R45 } \end{aligned}$ | Resistor, 4.7K ohm | X | X | X |
| R3, R12 | Resistor, 2.2 K ohm | X | X | X |
| R6 | Resistor, 1.0K ohm | X | X | X |
| R9, R10, R14, R15 | Resistor, 10.0 ohm | X | X | X |
| R13, R16, R17 | Resistor, 2.2 ohm | X | X | X |
| R18, R24, R25 | Resistor, 68.0 ohm | X | X | X |

## Symbol

R19, R21, R39
R34, R40, R41, R43
R20, R22
R27
R28
R29
R30
R31-R33, R42
R35, R36, R46, R47
R37
R38
S1
S2
U1
$\mathrm{U} 2, \mathrm{u} \overline{8}$
U3, U26, U32
U4, U18
U5, U6, U10, U17, U20
U7, U27
U9, U39
U11
U12
U13, U14, U22, U23

Description $\quad-0001 \quad$

Resistor, 330 ohm, $1 / 4 \mathrm{~W}$ x
Resistor, 330 ohm, $1 / 4 \mathrm{~W}$ x
Resistor, 220 ohm $\mathbf{x}$ $\mathbf{x} \quad \mathbf{x}$

Resistor, 3.9K ohm x x
Resistor, 2.7K ohm x x
Resistor, 330 ohm, $1 / 2 \mathrm{~W}$ x
Resistor 33K ohm x
Resistor, 27 K ohm $\mathbf{x}$
Resistor, 3.3K ohm x x
Resistor, 3.3K ohm x x
Resistor, 560 ohm x
Switch, toggle x x
Switch, 5 position DIP $\mathbf{x} \quad \mathbf{x}$
IC, TMS 9901 x $\mathbf{x}$
Resistor, 10.0K ohms pkg. x x
IC, SN74LS241N, Line Drivers $\mathbf{x}$ x
Network, SN74LS08N $x$
$\mathbf{x}$
Network, SN74LS74N x
Network, SN74LS04N x
Network; SN74LS251 x
Network, SN74LS132N x
Network, SN74LS14N x
IC, SN74LS245N,
Octal Buffer x

$$
\mathbf{x}
$$

$$
\mathbf{x}
$$

$\mathbf{x}$

## Table E-1. Parts For All Dash Numbers (Continued)

| Symbol | Description | -0001 | $\underline{-0002}$ | $\underline{-0003}$ |
| :---: | :---: | :---: | :---: | :---: |
| U15 | TMS 9900 | X | X | X |
| U16 | TIM 9904, clock driver | X | X | X |
| U19 | PROM, 74S287, memory decode | X | x | X |
| U21 | Network, SN74LS02N | $\mathbf{x}$ | X | X |
| U24 | Network, SN74LS153N | x | X | X |
| U25, U52 | Network, SN74LS138N | X | x | x |
| U28, U30, U34, U36 | TMS $40451024 \times 4$ RAM |  |  | X |
| U29, U31, U35, U37 | TMS $40451024 \times 4$ RAM | X | x |  |
| U33, U49 | IC, SN75188N, Line Drivers | X | X | X |
| U38 | Network, SN74LS10N | x | X | X |
| U40, U41 | Network, SN75189AN | x | $\mathbf{x}$ | X |
| U42 | TMS 2708, EPROM, TIBUG byte 1 | X |  |  |
| U44 | TMS 2708, EPROM, TIBUG byte 0 | X |  |  |
| U42, U44 | TMS 2716, $2048 \times 8$ EPROM |  | X |  |
| U42-U45 | TMS 2716, $2048 \times 8$ EPROM |  |  | X |
| U46, U47 | TMS 9902 Asynchronous Communication Controller | $\mathbf{x}$ | x | x |
| U48 | IC, SN75112N |  | $\mathbf{x}$ |  |
| U50 | Network, SN74LSOON | X | x | X |
| U51 | IC, SN74LS259N, low power Schottky | X | X | X |
| U53 | Network, SN75154N | X | x | X |
| U54 | Network, SN751074N, Interface |  | X |  |


| Symbol | Description | $\underline{-0001}$ | -0002 | -0003 |
| :---: | :---: | :---: | :---: | :---: |
| VR1 | IC, UA 7905C/MC 7905CP, Voltage Regulator | x | X | X |
| XU 1 | Socket, 40 pin | X | x | x |
| XU15 | Socket, 64 pin | X | x | x |
| XU16, XU47 | Socket, 20 pin | X | X | X |
| XU19 | Socket, 16 pin | x | x | X |
| $\begin{aligned} & \text { XU28-XU31, XU34-XU37 } \\ & \text { XU46 } \end{aligned}$ | Socket, 18 pin | X | x | x |
| XU42-XU45 | Socket, 24 pin | X | X | X |
| X1 | Crystal, 48 MHz , 3rd overtone,5\%, HC-18U | x | x | X |

## APPENDIX F

 SCHEMATICS

F-3






## APPENDIX G

## 990 OBJECT CODE FORMAT

## G. 1 GENERAL

In order to correctly load a program into memory using a loader, the program in hexadecimal machine code must be in a particular format called object format. Such a format is required by the TIBUG loader (paragraph 3.2.7 explains loader execution). This object format has a tag character for each 16 -bit word of coding which flags the loader to perform one of several operations. These operations include:

- Load the code at a user-specified absolute address and resolve relative addresses. (Most assemblers assemble a program as if it was loaded at memory address $0000_{16}$; thus, relative addresses have to be resolved.)
- Load entire program at a specific address.
- Set the program counter to the entry address after loading.
- Check for checksum errors that would indicate a data error in an object record.


## G. 2 STANDARD 990 OBJECT CODE

Standard 990 object code consists of a string of hexadecimal digits, each representing four bits, as shown in Figure G-1.


FIGUREG-1. OBECT CODE EXOMMLE

The object record consists of a number of tag characters, each followed by one or two fields as defined in Table G-1. The first character of a record is the first tag character, which tells the loader which field or pair of fields follows the tag. The next tag character follows the end of the field or pair of fields associated with the preceding tag character. When the assembler has no more data for the record, the assembler writes the tag character 7 followed by the checksum field, and the tag character $F$, which requires no fields. The assembler then fills the rest of the record with blanks, and begins a new record with the appropriate tag character.

Tag character 0 is followed by two fields. The first field contains the number of bytes of relocatable code, and the second field contains the program identifier assigned to the program by an IDT assembler directive. When no IDT directive is entered, the field contains blanks. The loader uses the program identifier to identify the program, and the number of bytes of relocatable code to determine the load bias for the next module or program. The PX9ASM assembler is unable to determine the value for the first field until the entire module has been assembled, so PX9ASM places a tag character 0 followed by a zero field and the program identifier at the beginning of the object code file. At the end of the file, PX9ASM places another tag character zero followed by the number of bytes of relocatable code and eight blanks.

Tag characters 1 and 2 are used with entry addresses. Tag character 1 is used when the entry address is absolute. Tag character 2 is used when the entry address is relocatable. The hexadecimal field contains the entry address. One of these tags may appear at the end of the object code file. The associated field is used by the loader to determine the entry point at which execution starts when the loading is complete.

Tag characters 3 and 4 are used for external references. Tag character 3 is used when the last appearance of the symbol in the second field is in relocatable code. Tag character 4 is used when the last appearance of the symbol is absolute code. The hexadecimal field contains the location of the last appearance. The symbol in the second field is the external reference. Both fields are used by the linking loader to provide the desired linking to the external reference.

For each external reference in a program, there is a tag character in the object code, with a location, or an absolute zero, and the symbol that is referenced. When the object code field contains absolute zero, no location in the program requires the address that corresponds to the reference (an IDT character string, for example). Otherwise, the address corresponding to the reference will be placed in the location specified in the object code by the linking loader. The location specified in the object code similarly contains absolute zero or another location. When it contains absolute zero, no further linking is required. When it contains a location, the addre is corresponding to the reference will be placed in that address by the linking loader. The locati on of each appearance of a reference in a program contains either an absolute zero or anotl er location into which the linking loader will place the referenced address.

TABLE G-1. OBJECT OUTPUT TAGS SUPPLIED BY ASSEMBLERS

| TAG <br> CHARACTER | HEXADECIMAL FIELD (FOUR CHARACTERS) | SECOND FIELD | MEANING |
| :---: | :---: | :---: | :---: |
| 0 | Length of all relocatable code | 8-character program identifier | Program start |
| 1 | Entry address | None | Absolute entry address |
| 2 | Entry address | None | Relocatable entry address |
| 3 | Location of last appearance of symbol | 6-character symbol | External reference last used in relocatable code |
| 4 | Location of last appearance of symbol | 6-character symbol | External reference last used in absolute code |
| 5 | Location | 6-character symbol | Relocatable external definition |
| 6 | Location | 6-character symbol | Absolute external definition |
| 7 | Checksum for current record | None | Checksum |
| 8 | ignore checksum | None | Do not checksum for error |
| 9 | Load address | None | Absolute load address |
| A | Load address | None | Relocatable load address |
| B | Data | None | Absolute data |
| C | Data | None | Relocatable data |
| D | Load bias value* | None | Load point specifier |
| F | None | None | End-of-record |
| G | Location | 6-character symbol | Relocatable symbol definition |
| H | Location | 6-character symbol | Absolute symbol definition |

- Not supplied by assembler

Tag characters 5 and 6 are used for external definitions. Tag character 5 is used when the location is relocatable. Tag character 6 is used when the location is absolute. Both fields are used by the linking loader to provide the desired linking to the external definition. The sec and field contains the symbol of the external definition.

Tag character 7 precedes the checksum, which is an error detection word. The checksur. is formed as the record is being written. It is the 2 's complement of the sum of the 8 -bit ASCII values of the characters of the record from the first tag of the record through the checksum tag 7. If the tag character 7 is replaced by an 8 , the checksum will be ignored. The 8 tag can be used when object code is changed in editing and it is desired to ignore checksum.

Tag characters 9 and $A$ are used with load addresses for data that follows. Tag character 9 is used when the load address is absolute. Tag character $\mathbf{A}$ is used when the load address is relocatable. The hexadecimal field contains the address at which the following data word is to be loaded. A load address is required for a data word that is to be placed in memory at some address other than the next address. The load address is used by the loader.

Tag characters B and C are used with data words. Tag character B is used when the data is absolute; an instruction word or a word that contains text characters or absolute constants, for example. Tag character $C$ is used for a word that contains a relocatable address. The hexadecimal field contains the data word. The loader places the word in the memory location specified in the preceding load address field, or in the memory location that follows the preceding data word.

To have object code loaded at a specific memory address, precede the object program with the D tag followed by the desired memory address (e.g., DFDOO).

Tag character F indicates the end of record. It may be followed by blanks.
Tag characters $\mathbf{G}$ and $H$ are used when the symbol table option is specified with other 990 assemblers. Tag character $G$ is used when the location or value of the symbol is relocatable, and tag character $H$ is used when the location or value of the symbol is absolute. The first field contains the location or value of the symbol, and the second field contains the symbol to which the location is assigned.

The last record of an object code file has a colon (:) in the first character position of the record, followed by blanks. This record is referred to as an end-of-module separator record.

Figure G-2 is an example of an assembler source listing and corresponding object code. A comparison of the object tag characters and fields with the machine code in the source listing will show how object code is constructed for use by the loader.

 ..... 0100  $: \quad$ SAMPLE $0000000814: 230$ SISHAC 945e78

FIGURE G-2. SOURCE CODE AND CORRESPONDING OBJECT CODE

## APPENDIX H

P1, P2, AND P4 PIN ASSIGNNENTS

TABLE H-1. CHASSIS INTERFACE CONNECTOR (P1) SIGNAL ASSIGNMENTS

| P1 <br> PIN | SIGNAL | P1 PIN | SIGNAL | P1 <br> PIN | SIGNAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 33 | D0.B | 71 | A14.B | 12 | INT13. ${ }^{\text {I }}$ |
| 34 | D1. $\mathrm{B}^{\text {}}$ | 72 | A15.B | 11 | INT14.B |
| 35 | D2.B | 22 | $\overline{\boxed{11}}$. ${ }^{\text {c }}$ | 14 | INT15. B |
| 36 | D3.B | 24 | $\overline{63}$. | 28 | EXTCLK.B |
| 37 | D4.B | 92 | HOLD.B | 3 | +5V |
| 38 | D5.B | 86 | HOLDA.B | 4 | +5V |
| 39 | D6.B | 82 | DBIN.B | 97 | +5V |
| 40 | D7.B | 26 | CLKK. | 98 | +5V |
| 41 | D8.B | 80 | MEMEN.B | 75 | +12V |
| 42 | D9.B | 84 | MEMCYC.B | 76 | +12V |
| 43 | D10.B | 78 | $\overline{W E} . \mathrm{B}$ | 73 | -12V |
| 44 | D11.B | 90 | READY.B | 74 | -12V |
| 45 | D12.B | 87 | CRUCLK. ${ }^{\text {B }}$ | 1 | GND |
| 46 | D13.B | 30 | CRUOUT.B | 2 | GND |
| 47 | D14.B | 29 | CRUIN.B | 21 | GND |
| 48 | D15.B | 19 | IAQ.B | 23 | GND |
| 57 | A0.B | 94 | PRES. 8 | 25 | GND |
| 58 | A1. B | 88 | IORST. ${ }^{\text {a }}$ | 27 | GND |
| 59 | A2.B | 16 | INT1.B | 31 | GND |
| 60 | A3. ${ }^{\text {B }}$ | 13 | INT2. ${ }^{\text {- }}$ | 77 | GND |
| 61 | A4.B | 15 | INT3. ${ }^{\text {a }}$ | 79 | GND |
| 62 | A5.B | 18 | INT4.B | 81 | GND |
| 63 | A6.B | 17 | INT5.B | 83 | GND |
| 64 | A7.B | 20 | INT6. ${ }^{\text {a }}$ | 85 | GND |
| 65 | A8.B | 6 | INT7.B | 89 | GND |
| 66 | A9.B | 5 | INT8.B | 91 | GND |
| 67 | A10.B | 8 | INT9.B | 99 | GND |
| 68 | A11.B | 7 | INT10.B | 100 | GND |
| 69 | A12.B | 10 | INT11.B | 93 | RESTART. ${ }^{\text {B }}$ |
| 70 | A13.B | 9 | $\overline{\text { NT12.B }}$ |  |  |

TABLE H-2. SERIAL I/O INTERFACE (P2) PIN ASSIGNMENTS

| $\begin{aligned} & \hline \text { P2 } \\ & \text { PIN } \end{aligned}$ | SIGNAL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | GND |  |
| 7 | GND |  |
| 3 | RS232 XMT | RS232 Serial Data Out |
| 2 | RS232 RCV | RS232 Serial Data In |
| 5 | CTS | Clear to Send (3.3K $\Omega$ pull-up to +12 V ) |
| 6 | DSR | Data Set Ready <br> (3.3K $\Omega$ pull-up to +12 V ) |
| 8 | DCD | Carrier Detect |
| 20 | DTR | Data Terminal Ready |
| 18,23 | TTY XMT | TTY Receive Loop/Private Wire Receive Pair |
| 24.25 | TTY RCV | TTY Transmit Loop/Private Wire Transmit Pair |
| 17 | RCV CLK | Receive Clock |
| 15 | XMT CLK | Transmit Clock |
| 12* | +12V | Jumper Option for Microterminal |
| 13* | -12 V | Jumper Option for Microterminal |
| 14* | +5V | Jumper Option for Microterminal |
| 16 | RESTART | Invokes the Load Interrupt to the TMS 9900 CPU |

[^6]TABLE H. 3 SERIAL I/O INTERFACE (P3) PIN ASSIGNMENTS

| P3 PIN | SIGNAL | DESCRIPTION |
| :--- | :--- | :--- |
| 1 | OPTIONAL GND | GROUND IF JUMPER AT E18, E19 |
| 7 | GND | GROUND |
| 2 | RS232 RCV | RS232 Serial Data In |
| 3 | RS232 XMT | RS232 Serial Data Out |
| 5 | CTS-Terminal | Terminal Clear to Send (3.3 k $\Omega$ pull-up to +12 V) |
| 6 | DSR-Terminal | Terminal Data Set Ready (3.3 k $\Omega$ pull-up to +12 V) |
| 8 | DCD-Terminal | Terminal Data Carrier Detect |
|  |  | (activated by TMS 9902 Request to Send) |
| 16 | CTS-Modem | Modem Clear to Send* |
| 19 | DSR-Modem | Modem Data Set Ready* |
| 20 | DTR-Terminal | Terminal Data Terminal Ready |
|  | DCD-Modem | Modem Data Carrier Detect* |
| 21 | DTR-Modem | Modem Data Terminal Ready* |
| 15 | SCT | SCR |
| 17 | RI | Synchronous Transmit Clock |
| 22 |  | Synchronous Receive Clock |
|  |  |  |
|  |  |  |

*Used with TM 990/506 Modem Cable Only.

TABLE H-4. PARALLEL I/O INTERFACE (P4) SIGNAL ASSIGNMENT

| P4 PIN | SIGNAL | P4 PIN | SIGNAL |
| :---: | :---: | :---: | :---: |
| 20 | PO | 17 | GND |
| 22 | P1 | 15 | GND |
| 14 | P2 | 13 | GND |
| 16 | P3 | 11 | GND |
| 18 | P4 | 9 | GND |
| 10 | P5 | 39 | GND |
| 12 | P6 | 37 | GND |
| 24 | $\overline{\text { INT } 15}$ or P7 | 35 | GND |
| 26 | $\overline{\text { INT14 }}$ or P8 | 33 | GND |
| 28 | $\overline{\text { INT13 }}$ or P9 | 31 | GND |
| 30 | $\overline{\text { NT } 12}$ or P10 | 29 | GND |
| 32 | $\overline{\text { INT11 }}$ or P11 | 27 | GND |
| 34 | $\overline{\mathrm{NT} 10}$ or P12 | 25 | GND |
| 36 | INT9 or P13 | 23 | GND |
| 38 | $\overline{\text { NT8 }}$ or P14 | 21 | GND |
| 40 | $\overline{\text { NT7 }}$ or P15 | 19 | GND |
| 7 | GND | 1 | +12 V |
| 8 | POSITIVE EDGE TRIGGER $\overline{\text { INT6 }}$ | 2 | -12 V |
|  |  | 3 | +5V |
|  |  | 4 | SPARE |
|  |  | 5 | GND |
|  |  | 6 | NEGATIVE EDGE TRIGGER $\overline{\text { INT6 }}$ |

## APPENDIX I

## TM 990/301 MICROTERMINAL

## . 1 GENERAL

The Texas Instruments Microterminal offers all of the features of a minicomputer front panel at reduced cost The Microterminal, intended primarily to support the Texas Instruments TM 990/1XXM microcomputers, al lows the user to do the following:

- Read from ROM or read/write to RAM
- Enter/display Program Counter
- Execute user program in free running mode or in single instruction mode
- Halt user program execution
- Enter/display Status Register
- Enter/display Workspace Pointer (this term is unique to the Texas Instruments 9900 microprocessor)
- Enter/display CRU data (this term is unique to the Texas Instruments 9900 microprocessor)
- Convert hexadecimal quantity to signed decimal quantity
- Convert signed decimal quantity to hexadecimal quantity


### 1.2 SPECIFICATIONS

- Power Requirements $+12 \mathrm{~V}( \pm 3 \%), 50 \mathrm{~mA}$ $-12 \mathrm{~V}( \pm 3 \%), 50 \mathrm{~mA}$ $+5 \mathrm{~V}( \pm 3 \%), 150 \mathrm{~mA}$
- Operating Temperature: $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}\left(+32^{\circ}\right.$ to $\left.+122^{\circ} \mathrm{F}\right)$
- Operating Humidity: $\mathbf{0}$ to $\mathbf{9 5}$ percent, non-condensing
- Shock: Withstand 2 foot vertical drop


## I. 3 INSTALLATION AND STARTUP

To install the Microterminal onto a TM 990/1XX microcomputer, do the following:

- Attach jumpers to:
- On TM 990/100M: J13, J14, and J15, and set J7 to EIA position
- On TM 990/101M: E20-E21, E22-E23, and E24-E25
- On TM 990/180M: J4, J5, and J6, and set J13 to EIA position.
- Attach the EIA cable from the Microterminal to connector P2. Signals between the Microterminal and the microcomputer are listed as in Table 1.
- To initialize the system, actuate the microcomputer RESET switch, then press the microterminal CLRkey.

NOTE
If the user has installed the optional filter capacitor on the RESTART input, this capacitor must be removed for proper operation (e.g., if C5 is installed on the TM 990/100M or TM 990/180M microcomputer, this capacitor must be removed).


FIGURE I-1. TM 990/301 MICROTERMINAL

TABLEI-1. EIA CABLE SIGNALS

| EIA Connector Pin | Interface Signal | AT TM 990/100M/180M/101M |  |
| :---: | :---: | :---: | :---: |
|  |  | P2 Pin | Signal |
| 2 | $\overline{\text { TERMINAL DATA OUT }}$ | -2 | RS232 RCV |
| 3 | TERMINAL DATA IN | -3 | RS232 XMT |
| 7 | GND | -7 | GND |
| 12 | +12V | -12 | +12V |
| 13 | $-12 \mathrm{~V}$ | -13 | $-12 \mathrm{~V}$ |
| 14 | $+5 \mathrm{~V}$ | -14 | $+5 V$ |
| 16 | HALT | -16 | RESTART |

CAUTION
Before attaching the Microterminal to a power source, verify voltage levels between ground and EIA connector pins 12, 13, and 14 at connector P2 on the board. Voltage should not exceed values in Table I-1.

## I.4 KEY DEFINITIONS

### 1.4.1 DATA KEYS

CLR Clear Key - Depressing this key blanks display, initializes and sends initialization message (ASCII code for A and ASCII code for $Z$ ) to host microcomputer.

| 0 |
| :--- |
| 1 |

Hexadecimal Data Keys - Depressing any one of these keys shifts that value into the right-hand display digit. All digits already in the data display are left shifted. For all operations other than decimal to hexadecimal conversion, the fourth digit from the right is shifted off the end of the right-hand display field when a data key is depressed. For a decimal to hexadecimal conversion, the fifth display digit from
F/the right, rather than the fourth, is shifted off the end of the data field.

### 1.4.2 INSTRUCTION EXECUTION

H/S Pressing this key while a program is running (run displayed) will halt progran execution. The address of the next instruction will be displayed in the four left-hand display digits, and the contents of that address will be displayed in the four right-hand digits. Pressing this key while the program is halted, will execute a single instruction using the values in the Workspace Pointer (WP), Program Counter (PC), and Status Register (ST), and the displays will be updated to the next memory address and contents at that address.

RUN Pressing this key initiates program execution at the current values in the WP, PC; run is displayed in the three right-hand display digits.

## I.4.3 ARITHMETIC

$H \rightarrow D$ The signed hexadecimal data contained in the four righthand display digits is converted to signed decimal data. Note that the fourth display digit from the right is the sign bit $(1=$ negative). The conversion limits are minus $32,76810\left(\mathbf{8 0 0 0}_{16}\right)$ to plus 32,767 (7FFF 16$)$. Two $H \rightarrow$ bey depressions are required. The sequence is:

1. Depress $H \rightarrow D$.
2. Enter data via hex data key depressions.
3. Depress $H \rightarrow D$. The results of the conversion are displayed in the five right-hand display digits.
$\mathrm{D} \rightarrow \mathrm{H}$ The decimal data contained in the five right-hand display digits is converted to hexadecimal. The conversion limits are the same as for hexadecimal to decimal conversion. The sequence is:
4. Depress $\mathrm{D} \rightarrow \mathrm{H}$.
5. Enter data via hex data key depressions.
6. Depress $D \rightarrow H$. The results of the conversion are displayed in the four right-hand display digits.

### 1.4.4 REGISTER ENTER/DISPLAY

EWP Pressing this key causes the value displayed in the four right-hand digits to be entered into the WP.
DWP Pressing this key causes the WP contents to be displayed in the four right-hand display digits.
EPC Pressing this key causes the value displayed in the four right-hand digits to be entered into the PC.
DPC Pressing this key causes the PC contents to be displayed in the four right-hand display digits.
EST Pressing this key causes the value displayed in the four right-hand digits to be entered into the ST.
DST Pressing this key causes the ST contents to be displayed in the four right-hand display digits.

## I.4.5 CRU DISPLAY/ENTER

DCRU Pressing this key causes the data at the designated Communications Register Unit (CRU) addresses to be displayed. Designate from one to 16 CRU bits at a specified CRU address by using four hexadecimal digits. The first digit is the count of bits to be displayed. The next three digits are the CRU address (equal to bits 3 to 14 in register 12 for CRU addressing). When DCRU is depressed, the bit count and address are shifted to the left-hand display, and the right-hand display will contain the values at the selected CRU output addresses. The output value will be zero-filled on the left, depending upon bit count entered. If less than nine bits, the value will be contained in the left two hexadecimal digits. If nine or more, the value will be right justified in all four hexadecimal digits.

ECRU Pressing this key enters a new value at the CRU addresses and bit count shown in the left display after depressing DCRU. The new value is entered from the keyboard and displayed in the right-hand display. Pressing ECRU enters this value onto the CRU at the address shown in the left display.

CAUTION
Avoid setting new values at the TMS 9902 on the TM 990/100M/ $180 \mathrm{M} / 101 \mathrm{M}$ through the CRU (TMS 9902 is at CRU address 004016 ), as this device controls I/O functions.

## I.4.6 MEMORY ENTER, DISPLAY, INCREMENT

EMA Pressing this key will cause (1) the memory address (MA) in the right-hand display to be shifted to the left-hand display and (2) the contents of that memory address to be displayed in the right-hand display.

EMD Pressing this key causes the value in the right-hand display to be entered into the memory address contained in the left-hand display. The contents of that location will then be displayed in the four right-hand display digits (entered then read back).

EMDI Pressing this key causes the same action as described for the EMD key; it also increments the memory address by two and displays the contents at that new address. The memory address is displayed on the left and the contents at that address is displayed on the right.

## I. 5 EXAMPLES

### 1.5.1 EXAMPLE 1, ENTER PROGRAM INTO MEMORY

Enter the following program starting at RAM location FE0016. Set the workspace pointer to $\mathrm{FF} \mathrm{OO}_{16}$ and the status register to $\mathbf{2 0 0 0} 16$. Single step through the program and verify execution. Then execute the program in free run mode and verify execution. Then halt program execution.

NOTE
In the following examples, XXXX indicates memory contents at current value in Memory Address Register.

| OPCODE | INSTRUCTIONS |  |  |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| $04 C 0$ | CLR | RO | CLEAR WORKSPACE REGISTER 0 |
| 0580 | INC | RO | INCREMENT WORKSPACE REGISTER 0 |
| 0280 | CI | RO, >OOFF | CHECK FOR COUNT 255 |
| $00 F F$ |  |  |  |
| $16 F C$ | JNE | $\$-6$ | JUMP TO INC RO IF NOT DONE |
| $10 F F$ | JMP | $\$-0$ | STAY HERE WHEN FINISHED |

KEY ENTRIES DISPLAY


|  |  | KEY ENTRIES | DISPLAY |
| :---: | :---: | :---: | :---: |
| Enter Cl |  |  |  |
| Immediate Operand | Depress | 0 O F | FE06 O0FF |
| Enter Data, |  |  |  |
| Increment MA | Depress | EMDI | FE08 xxxx |
| Enter JNE \$-6 |  |  |  |
| Opcode | Depress | (1) F C | FE08 16FC |
| Enter Data, |  |  |  |
| Increment MA | Depress | EMDI | FEOA $x$ xxx |
| Enter |  |  |  |
| JMP \$0 Opcode | Depress | (1) $\mathbb{F}$ | FEOA 10FF |
| Enter Data, |  |  |  |
| Increment MA | Depress | EMDI | FEOC $\times$ xxx |

The program has now been entered into RAM. Since the PC, ST and WP values have been previously set, the program can be executed in single step mode by depressing the $H / S$ key.

|  |  | DISPLAY <br> (AFTER) | EXECUTES INSTAUCTION |  |
| :---: | :---: | :---: | :---: | :---: |
| Depress | H/S | FE020580 | CLR | RO |
| Depress | H/S | FE040280 | INC | RO |
| Depress | H/S | FE0816FC | Cl | RO, $>00 \mathrm{FF}$ |
| Depress | H/S | FE020580 | JNE | \$-6 |

This cycle will continue until R0 reaches the count of 255 at which point the program will continuously execute at location FEOA16 because it is a jump to itself.

To verify this, depress:
DISPLAY

| RUN |
| ---: | ---: | ---: |

The program should now be "looping to self" at location FEOA16. To verify this, depress:

H/S
FEOATOFF

Now examine the memory location corresponding to Register $\mathbf{0}$.

| Depress | $F][F][0]$ | $0]$ | FEOA FFOO |  |
| :--- | :--- | :--- | :--- | :--- |
| Depress | $E M A$ |  |  |  |
|  |  | FFOO OOFF |  |  |

This illustrates that FF 16 did become the final contents of WPO. Note that, when the program was being entered into RAM, EMDI was used rather than EMD because of the rather desirable feature of automatic address incrementing. The advantage of using EMD is that the actual contents of the addressed memory location are displayed after key depression (echoed back after being entered).

### 1.5.2 EXAMPLE 2, HEXADECIMAL TO DECIMAL CONVERSIONS

Convert $8000_{16}$ to a decimal number


## I.5.3 EXAMPLE 3, DECIMAL TO HEXADECIMAL CONVERSIONS

 Convert $45_{10}$ to hex

## I.5.4 EXAMPLE 4, ENTER VALUE ON CRU

Send a bit pattern to the CRU at CRU address (bits 3 to 14 of R12) $0 E 0_{16}$ with a bit count of 9 containing a value of $5(0000001012)$.

Depress
CLR
Depress
$\begin{array}{lll}9 & 0 & E\end{array}$
 DCRU
Depress
$\begin{array}{lll}0 & 0 & 0\end{array}$
Depress

Depress
ECRU

YYYY indicates value at the current CRU address. Note that a DCRU operation is always required to specify bit count/CRU address.

## I.5.5 EXAMPLE 5. ENTER, VERIFY VALUE AT MEMORY ADDRESS

Enter $0040_{16}$ into location FE20 and verify that it got there.
Depress
CLR
Depress
$F$ E
20
Depress
EMA
FE20 $\times x \times x$
Depress

| 0 | 0 | 4 | 0 |
| :--- | :--- | :--- | :--- |

FE200040
Depress
EMD
FE200040

- The contents of address FE20 are verified by an echo of data from memory to display following the pressing of EMD, If it is desired to view and enter data at address FE22, depress EMD;

The following figures, $\mathrm{J}-1$ to J-6, are examples of addressing the TMS 9901 through the CRU, pointing out in graphic form:

- External I/O in parallel (multibit) and serial (single bit) forms,
- The relationship between the CRU bits addressed and the bits in the source operand of the STCR instructions,
- The relationship between the CRU bit addressed and the displacement in single-bit instructions.

The TMS 9901 occupies 32 bit positions of CRU space with the low 16 bits at CRU software base address $0100_{16}$ and the high 16 bits at CRU software base address $0120{ }_{16}$. To access the low 16 bits of the TMS 9901 through the CRU, load 0100 into register 12.

The high 16 bits at CRU software base address $0120_{16}$ are the parallel I/O bits, shown in the accompanying figures. These may be set, reset, or read in any order or in any combination of 1 to 16 bits. Since CRU operations are serial, data from the microprocessor (either serial or parallel) is transmitted serially to the TMS 9901, which outputs it in parallel. Likewise, during input, data present at the TMS 9901 I/O pins (in parallel) is shifted serially to the microprocessor using the CRU. It is necessary only to load register 12 with 012016 and use either the LDCR or STCR 'nstructions. Bear in mind that the CRU operations of 1 to 8 bits affect the left byte more significant half) of a word (registers take up a full memory word).

The lower 16 bits of the TMS 9901 at CRU software base address 010016 are used for control of interrupts and the timer function, and to restore the I/O lines to the input mode with output buffers disabled and floating. Interrupt requests are presented to the TMS 9901, each on its own line, and are compared against an internal mask. If the internal interrupt mask allows, the particular interrupt request is encoded into TMS 9901 output lines ICO to IC3 (going to interrupt input lines ICO to IC3 at the TMS 9900) as explained on page 6 of the TMS 9900 data manual and page 8 of the TMS 9901 data manual. The TMS 9901 also pulls the INTREQ- line low on interrupt requests (not during RESET), which goes to INTREQ- at the TMS 9900.
(1) ASSEMBLY LANGUAGE:

| LI | $\mathrm{R} 12,>0120$ |
| :--- | :--- |
| LDCR | R0,15 |

(2) SOURCE ADDRESS IN MEMORY:

(3) ADDRESSING:

Address lines at operation start


Figure J-1. LDCR Word Execution To TMS 9901
(1) ASSEMBLY LANGUAGE:

| LI | R12,> 0130 |
| :--- | :--- |
| LDCR | R2,2 |

(2) SOURCE ADDRESS IN MEMORY:

(3) ADDRESSING:


Figure J-2. LDCR Byte Execution To TMS 9901
(1) ASSEMBLY LANGUAGE:

$$
\begin{array}{ll}
\text { LI } & \text { R12, }>120 \\
\text { STCR } & \text { R3,11 }
\end{array}
$$

(2) SOURCE ADDRESS IN MEMORY:

(3) ADDRESSING:

Address lines at operation start


Figure J-3. STCR Word Execution To TMS 9901
(1) ASSEMBLY LANGUAGE:

$$
\begin{array}{ll}
\text { LI } & \mathrm{R} 12,>120 \\
\mathrm{STCR} & \mathrm{R} 1,6
\end{array}
$$

(2) SOURCE ADDRESS IN MEMORY:


Figure J-4. STCR Byte Execution To TMS 9901
(1) ASSEMBLY LANGUAGE:

$$
\begin{array}{ll}
\mathrm{LI} & \mathrm{R} 12,>140 \\
\mathrm{~TB} & -3
\end{array}
$$

(2) ADDRESSING:


ZEROES

(3) STATUS REGISTER:


NOTE
If a JEQ (jump on equal) instruction follows a TB instruction, a 1 found will cause a jump, and a 0 found will not cause a jump ( 1 = EQUAL state).

Figure J-5. Test CRU Bit At TMS 9901
(1) ASSEMBLY LANGUAGE:

$$
\begin{array}{ll}
\mathrm{LI} & \mathrm{R} 12,>0120 \\
\mathrm{SBZ} & 7
\end{array}
$$

(2) ADDRESSING:


## APPENDIX K

EXAMPLE PROGRAMS
K. 1 MASTERMIND GAME
K. 2 HI-LO GAME

## APPENDIX K

## EXAMPLE PROGRAMS

This appendix contains listings of programs that can be loaded into memory or reassembled into memory for demonstration or entertainment purposes. These listings are commented to provide ancillary data and explain the individual programming techniques. Assembly listing format is as follows:


The code can be reassembled and loaded with the L TIBUG command, or the change memory command (M) can be used to insert assembled object code at the memory addresses shown in the listing (beginning at FE00 16 , program start). The assembled object code is listed in column 3 of the listing, opposite the corresponding memory address in column 2. It is important that the programs be entered at the addresses noted, or that proper consideration be given to the labelled addresses which have been assembled into absolute addresses relative to the beginning of the program (address $\mathrm{FEOO}{ }_{16}$ ). This consideration is important when entering the code using the enter memory ( $M$ ) command with program start not at address $\mathrm{FEOO}_{16}$.

If the code is to be loaded beginning at an address other than $\mathrm{FE} 00_{16}$ as a programstart address, it must berefigured to the new program bias. For example, if the program was to be loaded beginning at $\mathrm{FCO} 0_{16}$, labelled addresses must be decreased by $200{ }_{16}\left(\mathrm{FEOO}_{16}-\mathrm{FCOO}_{16}=200{ }_{16}\right)$. Note that jump instructions create a displacement value and not a memory address; thus, jump instructions using labels are not affected by a new program start address.

At the back of each listing is a cross-reference of labels and number of the source statement in which they are used (column one of the listing contains source statement numbers).

If the Line-By-Line Assembler (LBLA) is used, an absolute address must be substituted for labelled addresses. These hexadecimal values are in the first column of the cross-reference table of labels.

The printout of this game in execution（below）illustrates game rules and objective．The program generates a five－digit number．To win，you must deduct which five digits make up the number，and their correct order．Only digits 1 to 8 are used．After each guess，the program prints the letters $X$ and 0 for each correct digit entered．In addition，each $X$ indicates a digit is in the correct column．You are given only 12 tries to win．

```
MASTERMIHII. GUESS HHNH H=1-8 1E TRIES
YOU GET \(\%\) FDF A MATCH, \(a\) FDE A HIT
```

    1..11111 \%
    こ..1ここコこ
    \(3 . .31333 \quad \square\)
    4. . 41 CONTROL-H CAUSES ENTRY TO BE IGNORED, ALLOWS ENTRY REPEAT
    \(4 . .44144\) K0
    \(5.55415 \quad 00\)
    6.64166 RND
    7. 46177000
    8. .64713 \% \%
    G. 64781 स\% W\% WINHEF: H=E4781
    1.. 11111
    こ..こここここ \(x\)
    3. 23333 K K
$4 . .32434$ 000
$5 . .2585 \%$ \% KDO
G.. « CR RESTARTS PROGRAM
MASTERMINI. GUESS HHNH H=1-8 1E TRIES
YOU GET $X$ FDR $\mathcal{A}$ MHTCH, $\square$ FDR A HIT
1.. 11111
2..Eecee \%
$3 . .23333 \quad 0$
$4 . .32444 \mathrm{~K} \%$
$5 . .34255 \quad \mathrm{x} 0$
E.. $\longleftarrow$ ESC KEY RETURNS CONTROL TO MONITOR
$\bar{\zeta}$

का
oण玉
0004
0̣玉
0006
0007
008
فणन
0010
011
902
0018
0014
0017
0016
0017
0018
019
002
021
0у22 0000
002
9924
002
0026
0027
0926
029
0950
0051
002
005
0034
00玉
00 FE FEO
0037
0035
0099
0040
0041
0042
OOAS FEOO OZEO
FEOZ FEDG
0044 FEO4 2FAO
FEOG FFOL：
0045
OOA6 FEOG FAO
FEOA FF72
$0047 \mathrm{FEOC} 04 E 0$
0048 FEOE OO 9

＊FFOIEELHFE AFEA OF EXECUTABLE COLE

START
LWFI WE

XOF ERULLES，14
MoOs
XOF eCFFLF， 14
CLF FO
MOU RO，R1

SET WORKEFACE FOINTER

FFINT FUILES

FFINT ER－LF

EGUNTS 12 GUESSES
R1 FOINTS TO FANLIOM AFRAY

```
0050
001
    T2 FE1O OQO
    FE12 O1FI
0G& FE1A SEGH
954 FE16 022%
    FE1G 012%
GOr FElO ROG
00%6
OG7 FENO ODEG
OES FEIE EOCE
05% FEZO [ITAS
0<0 FEZZ E2E1
OO1 FEQ4 1AFS
002
00%%
0064
0065
0066
007 FEZ6 OEGO
006%
00%
0 0 7 0 ~ F E 2 3 ~ L 0 S 7
0071 FEQN OMF=
0072 FEZG G4F2
0O7S FE2E OAD2
0074
    075 FESO 0080
    7% FES2 94C1
077 FES4 3044
O7S FES6 OGE1
O7% FESE FOE1
OOO FESA 1302
0G1 FEOC O262
    FESE 30SO
6082
008S FEAO O262
    FEA2 2030
OS4 FE44 ESO2
    FE4G FEF4
OOES FEAS 2FAO
    FE{A FEFZ
```

 1010

LI FZ, FQQ GOMFUTE FANIMM NUFEEF:

NFY Fil.FZ
AI R3.2曰1

MOV FS, Fill

* GNUEE FANGMM IIGITS TO BE IN FANEE 1-B

GFL FO,
AB FIZ:FE
MOUE FE, सFIt
E Fi.FiO
H MO1O
MAFE GGCII, FINGE $1-6$
FUT IN RANDIM AFRAY
TEST FGF END DF LOMF
MO INTIL FI=FIO
$*$
: DETEFWINE NUMEEF DF UFLOMTNG GHESE

* PFINT UFGOMING GUESS NUMBEE TO FFOMFT LSEF $\because$
MOL
INE FO GIIESSOGIESS+1
\& LLEAR ARFAY THAT HOLDE ASEII X S AND G S
* IF CONTFILL H FFESSEI, ETAFT HERE

FESTFT MOV FT,FQ XOB ALILF TO FZ
GLF $\because \mathrm{FR}+$ *
QLR *F2+ *


* IONVERT GUESS NUMEEF FDF GUTFUTT

MOU FO,FR GILESS NO. TOFZ
ELF FI
IIV F4, Fi
EWFE FI
GIUILE FIF: EY 10
DUIITIENT IN LEFT BYTE
MEFGE BHOTIENT \& REMAINDEF:
PUT IN SFACE IF FIFET LIGIT=O
MAKE ASEII LIGITS

MO20
DFI R2, 2030
MAKE AGEII EFACE \& IIGIT

FUIT IN FRINT EIIFFEF
FRINT GIUESE NUMEEF:

0087
कея
ons
क्ण FEME F2क
O99 FE4E MO47
OQ2 FEGO 202
FEGY FFSN
oge FESA OATH
0094
OOG FEFE PFA
0096
097 FESE 9\％
FETA OLOO
GOFE FESE 1 ETI
OOQ FEGE 92区
FEGO 1800
O1OO FEGZ $131 \%$
0101 FEG4 92S3
FE6 OEOO
G1O2 FEGE 1 GLF
0103 FEG 9 O
O1OA FEGE 1AFA
OIOE FEGE OQES
FETO 2800
O1OG FETZ 1EF1
0107 FE74 $4 F 09$ Q19E
9109 FE76 FEOZ
o110 FE7G 160 O
9111 FE7A O6E玉
O112 FETE ILAS
O11S FETE GBO
0114
O11G FEGO TUGE
0116 FEEX OE1U
0117 FESA E2GE
O118 FESG 1 AE
O1J．FESE OESI
FEGA FFOE
0120 FEEL 1 AO
O121 FEGE ZFAO
FEGO FFOA
9122
012 FEO FAO
FEG FF FO
0124
$012 \sigma$
912t FEPG FFAO FEOG FEFA
6127
O12E FEGA $10 \mathrm{E} \%$
9129 FE9G 0460
$\%$
 $\%$

MOV Fक：FE FMNDiM NBMEF FORF INFE

1 FQ FINPT
QLF：FIS
M6\％
XOF FO 13
FFAT ITGIT
＊WGG GF，ESCAFE，GR CONTFOL－H KEY FFESGEU：
CI FE，ODOO ORF．FET．ENTERETZ
IEQ STAFT YES FESTAFT GAHE
ET FS： 1 BOO ESIFE REY ENTEFEDY
IEO NONITF YES，FETIFN TO MUNITGF
EI FS， ESO
CUNTFGL $H$ FREGGER？
－EE FEGTFT YES．FESTRET THIG ENTFG
GE FSBLZ
IL 1030
$\mathrm{O} \quad \mathrm{FS}, \mathrm{SOO}$
IH MOSO
XOF $F O .12$

EE FGBFE＋MIGIT INFTGHT EOLHMO
WE MOAO NO，FUT EHFF IN GHAF EUFFEI
OWFE F
MONE FET： $\mathrm{FE} 1+$
INE FO
Min
FOVE FO，＊FC＋
SRC FiS． 1
E FO．FiO
M Mo30
CI $\mathrm{Fi} . \mathrm{XOE}+5$
Ill mose
XOF EXQBF：14
is
XIF EUINHEF， 14
$*$
MのIT
XOF ERUMEEF： 14
$\because$
MINITE $\begin{array}{ll} & \begin{array}{ll}\text { MAF } & \text { MOOE } \\ \text { GOOBO }\end{array}\end{array}$

IS NO．LESG THNM $1 \%$
YEE，FEGI AROTHEF
IS NG GRENTEF THAN EO
FFE FEMD FWUTHEF
NO：IN FANGE，EEHO

YES，FUT EINARY O TN MSE DF $F$ ：
FUT AN $X$ IN THE XG EUIFFEF
MAP CGET DUT CHAE
ZEFO GF GHOF TO INFUT EUFFEF：
PUT EIT IN MAF
FIFTH NUMEEF：IHFIIT
NO，FEDI ANOTHEF GUESE
YEG：IG XG EUFFEF：FULL？
Ni ，NO WINREF YET
YES，FFINT XG BUFF AALL XS：

FFINT WINDEF

FFTNT NIMEEF

FLAT GWOTHEF GOME FETUFN TO MONITOR

$$
\begin{array}{r}
0131 \\
132 \\
0134 \\
0195
\end{array}
$$

012
FEMO OQO
FETZ FFG
13
GIES FEAA TOFQ $9139 \mathrm{FEA} \& \mathrm{BG}$
O1AO FEnE O O
O141 FEAA OGBD
0142
OIAS FERC GEID
O144 FENE FEGG
OIAG FEBO 1EOT
O1f6 FEBC 1607
0147 FEBA TICÁ.
014 FEBG OZGD
FEEG 6000
O1/9 FEEA EOGE
0150
O1E FCEL ECE
OISE FEBE 1 OFS
915
आE FECO Oqe\% FEG\& FFGF
11 PT FEX $\because C E F$
O1SG FELS FFA
FEGE FFOA
O15 FEEA OLGO
FEET OOOT
OISE FECE IAAB
D1G FEDO QFのO FEDQ FFEA
O16O FEDA 10 O

```
#
%
* TEGM F!DF OG.G.
*
MG%
                LI F% SHFUT
                MOV NFO+,FS
            EEQ FOEO
            MON F%%FE
            GRL F1Z:il
M055
            GT FIS,1
            GB FZ,#FE+
            ,ILE MSET
            .WE M@G7
            MORE FG,*F1+
            OFI RJS,SE000
            GE FE,FS
            G FE.FIG
            .ll. MOSE
ET BZ,TNPUT+F
1L णिr%
SOF EXOHF:17
ET FO, % %
                    It. ROtr
KOF SSOFRY, 14
                    N1F 1045
meg
```

WHUT FIPFEF STAFT IH FZ

TEGT ETTE FHOH THFUT EUFFEF EYTE GAST OUT IF EOHAL TO ZERQ
FS FITNTS TG UOFK fiffit FGEITIGN EAQT OUT CH NAF

TEST FGF ENGT OUT EHME DOES BYTE MOTCH WHFK ARFDY $\because$ IF GGET DUT, हGET
IF जUT EQunt Mort
IN HIT: FUT O IN XO EUFFEF: NAR EnGT DHT EHAR

SFGTL GTAFAFISTA FINIEH LMOF

TEST FGF LCGT DIGIT
TF LIU, LU ANOTHEF DIGIT
LनT DTGUT TV INPIT EUFFEF:
NT TO HEXT DTGTT
YEE: FFIMT XD EUFF
THELUE GUESEES MREF
NO MOFE GUESEEG FEMTIH YES, FRINT SOFFY

FFINT NUIPEEF: FGF: FLAYEF:


```
            FF13 F2
            FF14 AD
            FFIS 4%
            FF16 4E
            FF17 A4
9% FF1E =E
            FF1% GE
            FFIN AT
            FF1B 5%
            FFIG: AE
            FF1D FG
            FFIE F%
            FF1F 20
            FF2O 4E
            FF21 AE
            FF2% 4E
            FF2S 4E
            FFQ4 4E
            FF%S 2O
            FF2G IE
            FFQ7 EL
            FFZE E1
            FF20 2T
            FF2A SE
            FFQR 20
            FFEG S1
            FF2G S2
            FFQE -0
            FF2F S4
            FFOO E%
            FFSi 4%
            FFG2 A5
            FFSS FS
91% FFS& OTIOA
019% FFSG 59
            FFS7 4F
            FFSG SS
            FFSG 20
            FFGA 47
            FFBB 45
            FF:C: 54
                            FFSII 20
                            FFSE 5S
                            FFSF 20
                            FF40 46
                            FF41 4F
                            FF42 52
                            FF4S 20
                            FF44 41
                            FF4E 20
                            FF4G 40
                            FF47 41
                            FF43 54
FF49 43
```

IMTA SODOA
TEXT YOU GET $X$ FOR A MATCH, O FOR A HIT

MMIAD
TXMIFA 956227
02: 248 118/7
FAGE OOOE
MASTEFMINII FOF THE TM $9 G / 1 X X$ MIEFOLOMFUTEF

FFIS ..... 2
FF14 ..... 40
FFis ..... 49
FF16 ..... $4 E$
FFI ..... 44
ओ户7 FFIE $2 E$
FF1\％ ..... 2E
FF10 ..... 47
FF1B ..... 5
FFIT ..... 45
FF1T ..... 5
FFIE ..... 5
FFiF ..... 20
FFZO $4 E$
FF21 $4 E$
FF22 $4 E$
FFQ ..... $4 E$
FF？ ..... $4 E$
FF 2 F ..... no
FF26 ..... AE
FF27 ..... II
FFO ..... 81
FFag ..... Z口
FF2f ..... 3 E
FF2B ..... 20
FFC ..... 31
FFEI ..... 32
FF2E ..... 20
FF：F ..... 54
F：F30 ..... 5
FFO1 ..... 49
FFG2 ..... 45
FFSE ..... 53
9176 FFG4 OLIOA0199 FFSG 5FF $37 \quad 4 F$
FFSG ..... 55
FFSO ..... 20
FFSA ..... 47
FFB ..... 45
FFSI： ..... 54FFSI 20FFSE 58
FFSF ..... 20
FF40 ..... 46
FF41 ..... 4 F
FF42 ..... 52
FFAS ..... 20
FF44 ..... 41
FFAS ..... 20
FF46 4 I
FF4．7 ..... 41
FF4S ..... 54
FF49 ..... 43

TEYT＊GUEG WNNWN N二1－E 12 TRIES＊

DATA ODOA
TEXT YOU GET $X$ FOR A MATCH，$O$ FOR A HIT．

HASTEFMTND FQF THE TM कOB/ AX GTCROLDPITER

|  | FF4n | A |  |
| :---: | :---: | :---: | :---: |
|  | FF4E | \% |  |
|  | FFAG: | 20 |  |
|  | FF4M | 4 F |  |
|  | FFAE | 2 |  |
|  | FFAF | 46 |  |
|  | FFFG | 4 F |  |
|  | FF: 1 | 5 |  |
|  | FFG2 | 29 |  |
|  | FFFE | 41 |  |
|  | FFSA | 20 |  |
|  | FFGE | 43 |  |
|  | FFre | A\% |  |
|  | FFS7 | 54 |  |
| 0200 | FFSG | 0 | EYTE |

```
020
    O% FFSA 0000
                            FFGC OOQO
    FFEE OOOD
0204
    FF&O 20
    FFG1 20
    FF62 5%
    FF6% 49
    FFG4 4E
    FFGS AE
    FFGG 4S
    FFG7 E%
0206 FF6G 21
    FFGO \emptyset!
207 FFGA 20
    FFGE E
    FF&C
    FF6D F%
    FFGE 5%
    FFGF 5%
    O2OE FF7O OO
    FF71 OO
O20% FF7% OL
    FF7S OA
    FF74, 00
    FF7G OO
    210
    \because11
```

0000 ERFDFE

| CFLF | 0209 | 0946 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCI | 0164 | 0084 |  |  |  |  |  |  |  |  |
| GI_ESNO | 9183 | O¢E |  |  |  |  | : |  |  |  |
| INFIIT | 6208 | 092 | 0136 | 0154 |  |  |  |  |  |  |
| Moge | 0045 | 012 S |  |  |  |  |  |  |  |  |
| MOIO | 0951 | 0061 |  |  |  |  |  |  |  |  |
| 14015 | 006 | 0158 |  |  |  |  |  |  |  |  |
| MO2O | 0082 | 0080 |  |  |  |  |  |  |  |  |
| MOSO | 0094 | 0104 | 0106 | 0113 |  |  |  |  |  |  |
| MOnO | 0114 | 0110 |  |  |  |  |  |  |  |  |
| M045 | 0125 | 0169 |  |  |  |  |  |  |  |  |
| M050 | 015 | 0120 |  |  |  |  |  |  |  |  |
| MOS2 | 0137 | 0155 |  |  |  |  |  |  |  |  |
| M05: | 0142 | 0152 |  |  |  |  |  |  |  |  |
| 11057 | 0150 | 0145 | 0146 |  |  |  |  |  |  |  |
| Moso | 0159 | 0139 |  |  |  |  |  |  |  |  |
| MONITF | 0129 | 0109 |  |  |  |  |  |  |  |  |
| NN | 0189 | 0174 | 0175 |  |  |  |  |  |  |  |
| NUMEER | 0188 | 0126 |  |  |  |  |  |  |  |  |
| FO | 002 | 0047 | 0067 | 0075 | 0157 |  |  |  |  |  |
| Fil | 0023 | 0048 | 0059 | 0060 | 0076 | 0077 | 0078 | 0079 | 0091 | 0112 |
|  |  | 0119 | 0147 |  |  |  |  |  |  |  |
| F10 | 0032 | 0060 | 0117 | 0151 |  |  |  |  |  |  |
| R11 | 0098 | 0059 | 095 |  |  |  |  | . |  |  |
| F12 | 0034 | 0098 | 0103 |  | , |  |  |  |  |  |
| Fis | 00\% | 0093 | 0113 | 0116 | 0141 | 0143 | 0148 |  |  |  |
| F2 | 0024 | 0052 | 0058 | 0070 | 0071 | 0072 | 0073 | 0075 | 0079 | 0081 |
|  |  | 0085 | 0084 | 0092 | 0115 | 0136 | 0138 | 0154 |  |  |
| FB | 0025 | 0054 | 005 | 0057 | 0058 | 0059 | 0095 | 0097 | 0097 | 0101 |
|  |  | 0103 | 0105 | 0107 | 0109 | 0111 | 0115 | 0138 | 0144 | 0149 |
|  |  | 0149 |  |  |  |  |  |  |  |  |
| 84 | 0026 | 0077 |  |  |  |  |  |  |  |  |
| FS | 0027 | 0112 |  |  |  |  |  |  |  |  |
| F6 | 0028 | 0147 |  |  |  |  |  |  |  |  |
| F7 | 0029 | 0070 | 0091 |  |  |  |  |  |  |  |
| RE | 0030 | 0090 | 0109 | 0117 | 0140 | 0144 | 0151 |  |  |  |
| F\% | 0031 | 0048 | 0990 | 0140 |  |  |  |  |  |  |
| FESTET | 0070 | 0102 |  |  |  |  |  |  |  |  |
| FIULES | 0174 | 0044 |  |  |  |  |  |  |  |  |
| SORFY | 0207 | 0159 |  |  |  |  |  |  |  |  |
| GTART | 0942 | 0098 | 0211 |  |  |  |  |  |  |  |
| WINNEF: | 0205 | 0123 |  |  |  |  |  |  |  |  |
| WS | 0168 | 0043 |  |  |  |  |  |  |  |  |
| XOE | 0192 | 0119 | 0172 |  |  |  |  |  |  |  |
| XOEF | 0191 | 0121 | 0156 |  |  |  |  |  |  |  |

THEFE ARE 0041 SMMBOLS

## K. 2 HI-LO GAME

The printout of this game in execution (below) illustrates game rules and objectives. The program generates a number between 0 and 999 . You have unlimited guesses to find the number, but you can be an expert, above average, average, or a turkey depending upon how many guesses used.

| TL FEOO GUESS |  |  |
| :---: | :---: | :---: |
| TE |  | LOAD AND EXECUTE PROGRAM |
| $\mathrm{W}=\mathrm{FFED}$ |  |  |
| $\mathrm{F}=018 \mathrm{E}$ | FE00 |  |
| $T \mathrm{E}$ |  |  |

```
CAN YOU GUESS MY MUMEER &0 TO 999%?
IHFIIT A NUMEER & FRESS THE SPACE EAR.
500 TOU LDN, TRY AGAIN!!
700 TOU LDW, TRY' HGAIN!!
900 TOD HIGH, TRY FGGIN!
850 TIO LDW, TRY HGAIN:
875 TOU HIGH: TEY RGAIN:
88 < CONTROL H PRESSED TO IGNORE ENTRY
    S60 TOL HIGH, TRY AIGAIN!
8S7 TOU HIGH, TRY FGGIN!
8S4 CDRRECT! YOU RE GEDVE RVERAGE BECRUSE IT TOAK YOU 0S TRIES:
```

EHH YDU GILESS M'Y HUMEER ©0 TD 999\%
INFUT A HUMEER \& FRESS THE SPACE EAR.
500 TOU LDW, TRY RGAIN!
700 TOU HIGH, TRY AGAIH!
G50 TQU HIGH, TRY HGAIN:
575 CORREGT: YOURE AH EXPERT BECRUSE IT TODK YOU 04 TRIES!
CAH YOU EUESS MY HUMEER (0 TD 999)?
IHPUT A HUMEER \& PRESS THE SPRCE BAR.
900 TOL HIGH: TRY AGAIN:
BOO TOL HIGH, TRY FGAIH! _ _ CR PRESSED TO START NEW GAME

```
CAH 'YOU GUESS M'' HUMBER (0 TD 999)?
IHFIUT A HUMBER & PRESS THE SPACE BAR.
5 0 0 ~ T O D ~ H I G H , ~ T R Y ~ R G G I N : ~
400 TOU HIGH: TRY AGAIN!
300 TOU.HIGH, TRY RGGIN!
200 TOD HIGH, TR'Y RGAIN! «___ ESC PRESSED TO RETURN TO MONITOR
```

$?$

HI－LD GOE FOF TH GOA $1 \times X$ MIOFUROMFUTEFS

0091
णめ2
0008
ọ94
0005
00曰6
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0016
0019
0020
0021
0022
0023
0024
0025
0026
0027
0028
029
6080
0031
002
0082
FEOO O2EO
FEOZ FFAO
0034
oger
0036
0037
$60 \cos$
00 O
FE1O ZFAO
FE12 FEEO
0040
0041
0042
0043
0041
0045
0046
0047
0045 FE14 OACS
0049 FE1世 1F15
0050 FE1S 1307
0051 FE1A 0268


FE1G GEE7
GOSZ FEIE 1BFA
005 F FE9 95 ge OOFA FE2Z $10 \mathrm{~F} \%$
0055
0056
0057
0058 0059
0060
0061
FEZ4 2F20
FEZ6 FF:34
0062 FE2S 04E1
0063 FE2A $2 E 63$
0064 FERC 0e6
0065
0066 FERE O2S
FESO 0020
0067 FES2 1311
0063 FES4 OLS
FESe 000 n
0069 FESE 13ES
0970 FESA 0283
FESC 001E
0071 FESE 1307
0072 FE49 0263
FEA2 0008
0073 FE44 13EF
0074 FE4E O243 FEAS OOOF
0075 FEAA 3840
0076 FE4C AOCZ
0077 FEAE C043
007 FEESO 10 EC
0079 FEG2 0460
FES4 0080
0080
0081 FESE 05SA
0082 FESE 201
0085 FEEA 1102
0084 FESE: 1504
0085 FEGE 1306
0066
0087 FE6O 2FNO
FESZ FFOO
OOEE FEd 4 1OE1
0089 FESS $2 F A O$
FEGS FF1A
0090 FEGA 10 NE
IEQ NEWHO
INE RE
MF INCNO

YES, GLEAR TG O, RESTART
NO. INOREMENT NO. IN RG
LOUF, REGHETK FOF IMGIT INFUT

* AFTER FIRET DISIT IS ENTERED, COMFUTERS WO. IS IN RE.
* FEAD IN GUESEES ANI CONVERT THESE TO HEXGDEGIMAL. SUM
* FOR IOMFARTEDN TO COMPUTER'S NO. IN RE. AS NEG NLMEER
* is fead, bli value is mbliflied by 10 fon new unlue
: ADDED TO FRODUCT TO KEEF Cumulative totit GF Digits
* EnTEFED.

ECHOO XOF GLFCR,12
ECHOE LLF Fi ULEAF ACGUMMULITOF:
ECHO1 XOF RS.11
EUFE FG
ECHO CHAR: FLACE IT IN RE
FLACE UALIE IH FIGHT BYTE

* WAS SFACE. DR, ESRAPE DR CONTROL-H FREGEED

CI RS. 90020 SFACE EAR PFESOED:
IEQ COMFFE VES, COMFARE VALIES
CI FS: Doon
IEQ STAFT
CI Fe, ©01E
NE NONITE
CI RO, 20003
IEE ECHOO
ANDI RS, >000F
MFY RO, R1
A Fe,RE
MOV FE, RI
IMF ECHOI
MONITE E E0080
\# COMFAFE NUMEEFS INPUT TG EOMPUTEFE NUMEER
COMFRE INC R10 INCREMENT NOS. GUESSED
C Fi, FE COMFNFE TO COHFUTEFE NO.
ILT LOW NO. IS LESS THAN GOMFUTEF'S
GT HIGH NO. IS MORE THAN COMFUTERE


* MESAGES FOR TOM HIGH. TOG LOW

LOW XOF GLOWM, 14 TOO-LOW MESEAGE
HF ECHOE GET MEXT NUMBER
HIGH XOF ehighti, 14
JMF ECHOE GET NEXT NUMEER


| 9\%2 |  | $\because$ COFFEGT NUMEEF WAS GILESSED |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00\% |  | * FINI | CuT H | HOW MANY TRIES WAS | USEN ANL GIITFUT HESEAGE |
| 094 | FEGS 2FAO | Ecual | XOF | QCORECT, 14 | GORREST GUESS MESSMEE |
|  | FEGE FFSE |  |  |  |  |
| O065 | FE70 O2EA |  | CI | Fil0,7 | TFY GOUNT GFEEATEF: THAN $7 \%$ |
|  | FE72 9097 |  |  |  |  |
| 096 | FE74 1503 |  | UGT | c+ + | YES EHEEK AGATH |
| 997 | $\mathrm{FE} / \mathrm{C}$ 2FAO |  | XIF | SSEVEN, 14 | NO, LU O-7 TEIES MESEARE |
|  | FE7E FFAF |  |  |  |  |
| 096 | FE7A 160 |  | INF | COINT | GTE GET CTMNT |
| 0099 | FETC O2GA |  | EI | R10. 7 | TFY-CUINT EREATEF THON $9 \%$ |
|  | FE7E 0099 |  |  |  |  |
| 010 | FESO 1508 |  | IGT | 事+8 | YES, EHEEK GGAIN |
| 0101 | FESe 2FAO |  | YOF | ENINE, 14 | NO, TO G-9 TFIES MESEAGE |
|  | FESA FF\% |  |  |  |  |
| 0102 | FES6 109E |  | IHF | COUNT | GIO GET CIHNT |
| ¢1\% | FESE 02SA |  | EI | F10, 13 | TRY-GOUNTER GFENTER THAN $13 \%$ |
|  | FESA OOOL |  |  |  |  |
| 0104 | FESQ 150\% |  | IGT | क+ | YES, OUTFUT TUFLEY MESGAGE |
| 0105 | FESE 2FAO |  | XOF | ETHIFTN, 14 | NO, [M 10-13 TRIES MESEAGE |
|  | FEGO FFEG |  |  |  |  |
| 0106 | FEGZ 1092 |  | MF' | CTHIT | GOE GET CEINT |
| 0107 | FEG 4 EnO |  | XOF | ETUFKEY, 14 | DUTFUT 213 (TUFKEY) MESSMGE |
|  | FEFte FF72 |  |  |  |  |
| 9109 |  | \% IF CORFECT NUMEEF FOUND, IUT |  |  | FUT NO. OF TRIES |
| 0109 | FE9S 3E40 | COUNT | GIV | $\mathrm{FO}, \mathrm{FG}$ | DIVIDE TRY-NO. EY 10 |
| 0110 | FE9 0269 |  | ORI | $\mathrm{FO}, 20030$ | OF IN 3 O FOF ASCIT NU. |
|  | FEFC OOSO |  |  |  |  |
| 0111 | FEFE O26A |  | OFI | Fito, 200 O | OF IN 3 O FOR AEEII MO. |
|  | FEAO 0030 | . |  |  |  |
| 0112 | FEA2 06C\% |  | SWFE | Fi | FEMAINLEF IN LEFT EYTE |
| 0113 | FEAA A2S? |  | A | $\mathrm{F} 9, \mathrm{~F} 10$ | $z$-LIGIT DEEIMAL IN Fio |
| 0114 | FEAC CSOA |  | MOV | F10, ORHMEF | MOVE QTY TO MESEATE |
|  | FEAS FF92 |  |  |  |  |
| 0115 | FEAA 2 FAO |  | XOF | ecnt, 14 | GIITFUT NO. IF TRIES |
|  | FEAC FF7D |  |  |  |  |
| 9116 | FEAE 1OAS |  | IMP | ETART | GO TG EEGINNING GF FFIGGRAM |

 HI-LO GMME FQF TM $\% \% / 1 X X$ MICFOMOMFUTEFE


| GIESE | TXMIFA | \%\%27 | 9\%-202 | 118778 | FAGE | 6005 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HI-LI | TN $9 \%$ | $1 \times 3$ M16F | ITEFE |  |  |  |

```
    FEES {
    FEEG {
    FEE% F2
    FEES 20
    FEEO 26
    FEEN 20
    FEEE 5O
    FEES G%
    FEET AE
    FEEE FS
    FEEF 5%
    FEFO 20
    FEF1 EA
    FEFQ 4S
    FEF` \5
    FEF4 20
    FEFS 5%
    FEFG SO
    FEF7 A1.
    FEFS AS
    FEFS 4%
    FEFA 20
    FEFE AZ
    FEFE A1.
    FEFD F%
    FEFE ZE
    FEFF 20
O2& FFO OO- LOHM TMTN O-OO IMHELE SFAKE
O127 FFOZ E{
    FFOS {F
    FFQ4 4F
    FFOF VO
    FFOL AL
    FFO7 AF
    FFOS S%
    FFOg 20
    FFON 20
    FFOE 54
    FFOC Fこ
    FFOL FO
    FFOE OO
    FFOF \1
    FF10 47
    FFi1 \1.
    FF12 ac
    FF1S 4E
    FF14 - -1
    FF1S 21
128 FF1& OGOLI
    FFIG OOOQ
012% FFIA 2020
0130 FF1I 5
    FFIII 4F
    FFIE 4F
```

```
    FF2O 4%
    FFZ! n%
    FF2% 47
    FFZG 4S
    FF2A 20
    FF2G 2G
    FF26 54
    FF27 52
    FF26 5%
    FF29 20
    FF2A 41
    FF2E \
    FF2G 41
    FFZI; A?
    FFCE 4E
    FF2F 2t
0131 FFSO OAOL
    FFSZ 0000
0132 FFE4 OAOL
01SS FFSG 00
01SA FFSE 0707
    FFSA 0707
01SO FFSO 2020
O136 FFSE 43
    FFSF AF
    FF4G 52
    FF41 52
    FF42 45
    FF43 A%
    FF44 5.6
        FFAT, 21
        FF4% 20
        FF\7 F%
        FF4S 4F
        FF49 F9
        FF4A 27
        FF4B F2
        FF4C: 45
        FF4O 20
    1127 FFAF
013E FF4F 4
        FFSO AE
        FFG1 20
        FFF2 45
        FFSG EE
        FF5A SO
        FFSE 45
        FFSG 52
        FFS7 54
        FF5S 20
    013% FF59 00
    0140 FFSA 41 NIPE TEXT {AEGNE GYEFAGE '
```FFIF26
MATA SOOD: LINE FEEH, EF: ENT MGG

EYTE O
GOFEET MATA OG07. 20707

IITA 22020 EFNEE
TEXT GORFEGT! YOU: FE

EYTE O
EEVEN TEXT AN EXFERT:
FNI TF PESGAGE
```

    FFSC: 4F
    FFSII 5%
    FFEE 45
    FFSF 20
    FFGO 41
    FFG1 FO
    FF62 4E
    FFGS 52
    FFG4 41
    FF<S 47
    FFES , 15
    FF67 20
    0141 FFGE
    0142 FFGO 41
            FFGA FG
            FF6E 45
            FFGE 52
            FFGD 41
            FFGE 47
            FF6F 45
            FF70 20
    014马 FF71 00
O144 FF72 41 TUFKEY TEXT A TUFKEY
FF7S 20
FF74 54
FF75 55
FF76 52
FF77 4B
FF7E 45
FF79 59
FF7A 20
FF7B 20
OIAG FF7C OO
0146 FF7D 20
FF7E 42
FF7F 45
FFSO 43
FFS1 41
FFE2 5S
FFGS 5%
FFE4 45
FFSS 20
FFS6 47
FFB7 SA
FFES 20
FFB9 54
FFEA 4F
FFSB {F
FFEC: 4E
FFSL 20
FFSE 59
FFSF 4F
FF%0 55
FF91 20
EYTE O
THIFTN TEXT `ANEFAGE
FYTE O
TEXT * BECALSE IT TOIK YOU *

```
```

O147 FFGZ OOOO NUMBF MATA O
\148 FF94 20 EYTE >20
14% FFg5 54
FF96 52
FF97 49
FFOE 45
FF9% 5s
FFGN 21
0150 FF9E 07
FF9C 07
FF%II 07
FFGE 00
0151 WSF EVEN
0152

```

EYTE 7:7,7,0 END

FLACE AGEII NO. HERE
GYTE \(>20\)
TEXT TFIES!

EELLS (AGCII 07)

WORFSFACE START (RO LOC)

0000 ERFORE

TXXREF 957542 *A
CNT 014E 0115
COMFFE 0081 0067
CORECT 01340094
COUNT 0109 0098
ECHOO 0061 0073
ECHO1 002S 0078

ECHOL 0062 0050
EOUFL 0091 008S
GH 0089 008
\(1 \mathrm{BHM} \quad 0129 \quad 008\)
INCNO 0049 OOS
LOW 0087 0083
LOWM 0126 0087
MESE1 0122 - 0039
\begin{tabular}{lll} 
MONITR & 0079 & 0071 \\
NEWMO & 0048 & 0052
\end{tabular}
NINE \(0140 \quad 0101\)
NUMER 01470114
RO 0019

R1 0020
R10 0025
R12 0026
\(\mathrm{FZ} \quad 0021 \quad 007\)

THERE ARE 0032 SYMBOLS
\begin{tabular}{lllllllllll} 
R3 & 0022 & 0063 & 0064 & 0066 & 0068 & 0070 & 0072 & 0074 & 0076 & 0077 \\
RB & 0023 & 0048 & 0051 & 0053 & 0082 & & & & & \\
RQ & 0024 & 0055 & 0109 & 0110 & 0112 & 0113 & & & & \\
SEVEN & 0138 & 0097 & & & & & & & \\
START & 0033 & 0069 & 0116 & & & & & & \\
THIRTN & 0142 & 0105 & & & & & & & \\
TURKEY & 0144 & 0107 & & & & & & & \\
WSF & 0151 & 0033 & & & & & & &
\end{tabular}

09:24:29 118/7E FAGE 0001

01020106

00860090

0054
0062007500770082
\(0036 \quad 0081 \quad 009500960103 \quad 0111011300114\)
0037
0076
\(00630064 \quad 0066 \quad 0068 \quad 0070 \quad 0072 \quad 0074 \quad 0076 \quad 0077\)
\(00550109 \quad 0110 \quad 0112 \quad 0113\)
0097
00690116
0107
0033

INDEX
Addition of Displacement and R12 Contents to Drive CRU Bit Address. (F) 5-18Address and Data Buffers....................................................... 6-30
Address Bus ..... 6-4
Address Decoding ..... 6-15
Address Space ..... 5-5
APPLICATIONS ..... Section 8
ASCII CODE ..... Appendix C
ASRFLAG Values ..... (T) 5-60
Assembler Directives Used in Examples ..... (T) 5-1
Auxiliary Communications Port ..... 6-38
BINARY, DECIMAL, AND HEXADECIMAL NUMBERING Appendix D
Block Compare Subroutine ..... 5-51
BLWP Example ..... (F) 4-30
Board Characteristics ..... 1-5
Board Jumper Positions as Shipped ..... (T) 2-3
Branch and Link (BL) ..... 5-7
Branch and Load Workspace Pointer (BLWP) ..... 5-8
Branch Instructions (B) ..... 5-6
Buffer Control ..... 6-28
Bus Signals ..... (T) 6-5
Cable, 103/113 Data Set ..... (T) 8-17
Cable, 201 Data Set ..... (T) 8-18
Cable, 202/212 Data Set ..... (T) 8-18
Cabie Pin Assignments ..... 8-17
Cable Connections ..... (F) 8-17
Central Processing Unit ..... 6-8
CHASSIS INTERFACE CONNECTOR (P1) SIGNAL ASSIGNMENTS ..... Appendix H
Circuitry to Add TMS 9901 Off-Board ..... (F) 8-4
CLRCRU Signal ..... 6-14
Coding Example to Ascertain System Configuration Through DIP Switch ..... 5-54
Coding Example to Blink L.E.D. On and Off ..... (F) 5-55
(T) 3-3
Communications Register Unit (CRU) ..... 5-10
Compare Blocks of Bytes Example Subroutine ..... (F) 5-51
Connector P2 Connected to RS-232-C Device (Model 733 ASR) ..... (F) 2-6
Connector P2 Connected to TTY Device. ..... (F) 2-7
Control Buffers ..... 6-30
Control Bus Functions ..... (T) 6-6
Control Bus ..... 6-6
CPU HOLD and HOLDA Timing ..... (F) 8-9
CRU Addressable LED ..... 5-52
CRU Addressing ..... 5-13
CRU Bus ..... 6-4
CRU Inspect/Change (C) ..... 3-4
CRU Base and Bit Addresses ..... (F) 5-13
CRU Bits Inspected by C Command ..... (F) 3-4
CRU INSTRUCTION AND ADDRESSING EXAMPLES USING TMS 9901 ..... Appendix J
CRU Instructions ..... 5-14
CRU Select ..... 6-19
CRU Timing ..... 5-14
Crystal-Controlled Operation ..... (F) 6-8
Data Buffers ..... (T) 6-30
Data Bus ..... 6-4
Data Terminal Cable ..... (T) 8-19
Debug Checklist ..... 2-10
Decoding Circuitry for CRU I/O Addresses ..... (F) 6-20
Dedicated Interrupt Description ..... (T) 6-31
Device Supply Voltage Pin Assignments ..... (T) 6-3
Direct Memory Access (DMA) Applications ..... 8-7
Direct Register Addressing ( \(\mathrm{T}=\mathrm{OO}_{2}\) ) ..... 4-8
Direct Register Addressing Example ..... (F) 4-9
Direct Memory Addressing Example ..... (F) 4-12
Direct Memory Addressing, Indexed Example ..... (F) 4-13
DMA Bus Control ..... (F) \(8-8\)
DMA Controller. ..... (F) 8-14
DMA Controller Timing ..... (F) 8-16
DMA Device Controlier ..... (F) 8-13
DMA System Block Diagram ..... (F) 8-13
DMA System Guidelines. ..... 8-11
DMA System Timing ..... 8-7
DMA System Timing ..... (F) 8-10
Dump Memory to Cassette/Paper Tape (D) ..... 3-5
Dynamically Relocatable Code ..... 5-19
Echo Character (XOP 11) ..... 3-17
EIA Inter face. ..... 6-35
EIA RS-232-C CABLING ..... Appendix B
EIA Serial Port Applications ..... 8-17
Enabling and Triggering TMS 9901 Interval Timer ..... (F) 5-31
EPROM Expansion. ..... 7-1
Example of Code to Run TMS 9901 Interval Timer ..... (F) 5-33
Example of Programming Timer Interrupts for TMS 9901 and TMS 9902. ..... 5-32
Example of Program With Coding Added to Make it Relocatable ..... (F) 5-19
Example of Separate Programs Joined by Branches to Abs. Addrresses. ..... (F) 5-7
Example Program to Converse Through Main/Aux. TMS 9902's ..... (F) 5-57
Example Program Using Timer Interrupts 3 and 4 ..... (F) 5-38
EXAMPLE PROGRAMS. Appendix K
Examples of Non Self-Relocating Code/Self-Relocating Code ..... (F) 5-20
Execute Command (E) ..... 3-8
Execute in Single Step Mode (S) ..... 3-12
Execute Under Breakpoint (B) ..... 3-3
Executing TM 990/100M Programs on the TM 990/101M ..... 5-3
Extended Operation (XOP) ..... 5-9
External Instructions ..... 6-14
External Instructions ..... (T) 6-14
External System Reset/Load ..... 7-12
Extra RS-232-C Terminal Port ..... 8-6
Find Command (F) ..... 3-8
Five-Switch DIP and Status LED ..... 2-8
Format 1 Instructions ..... 4-18
Format 2 Instructions ..... 4-20
Format 3/9 Instructions ..... 4-22
Format 4 (CRU Multibit) Instructions ..... 4-24
Format 5 (Shift) Instructions ..... 4-25
Format 6 Instructions ..... 4-27
Format 7 (RTWP, Control) Instructions ..... 4-29
Format 8 (Immediate, Internal Register Load/Store) Instructions ..... 4-31
Format 9 (XOP) Instructions ..... 4-33
Four Interrupt-Causing Conditions at TMS 9902 ..... (F) 7-8
General Specifications ..... 1-5
General, Introduction. ..... 1-1
General, Installation and Operation of the TM 990/101M ..... 2-1
General, TIBUG Interactive Debug Monitor ..... 3-1
General, TM 990/101M Instruction Execution. ..... 4-1
General, Programming ..... 5-1
General, Theory of Operation. ..... 6-1
General, Options ..... 7-1
Generai, Applications ..... 8-1
Glossary ..... 1-6
Half-Duplex Multidrop System ..... (F) 7-11
Half-Duplex Multidrop System ..... (T) 7-11
Hardware Registers ..... 4-1
Hardware Registers ..... 5-4
Hexadecimal Arithmetic (H) ..... 3-9
HOLD, HOLDA, and DMA ..... 6-31
I/O Using Monitor XOP's ..... 5-22
Immediate Addressing. ..... 4-13
Implicit Decoded CRU Bit Addresses ..... (T) 6-25
Indirect Register Addressing ( \(T=01_{2}\) ) ..... 4-8
Indirect Register Addressing Example ..... (F) 4-10
Indirect Register Autoincrement Addressing Example ..... (F) 4-10
Indirect Register Autoincrement Addressing ( \(T=112\) ) ..... 4-10
Inspect/Change User Workspace (W) ..... 3-13
Inspect/Change User WP, PC, and ST Registers (R) ..... 3-11
INSTALLATION AND OPERATION OF THE TM 990/101M-1 ..... Section 2
Instruction Description Terms ..... (T) 4-14
Instruction Formats and Addressing Modes ..... 4-7
Instruction Set, Alphabetical Index ..... (T) 4-15
Instruction Set, Numerical Index. ..... (T) 4-17
Instructions ..... 4-14
Instructions ..... 4-31
Interfacing with TIBUG ..... 5-21
Interrupt and User XOP Linking Area ..... (T) 5-25
Interrupt and XOP Linking Areas ..... 5-24
Interrupts and XOP's. ..... 5-24
Interrupt Characteristics ..... (T) 6-31
Interrupt Example Program Description ..... (T) 5-35
Interrupt Sequence ..... (F) 5-26
Interrupt Structure ..... 6-31
INTRODUCTION ..... Section 1
Jumper Pins by Board Dash Number (Factory Installation) ..... (T) 7-5
Jumper Placement ..... (F) 7-2
LDCR Instruction. ..... (F) 5-16
Line-by-Line Assembler Output ..... (F) 7-14
Linked List Example ..... (F) \(5-11\)
Linked-Lists ..... 5-10
Linking Instructions ..... 5-6
Load Function ..... 6-13
Load Memory From Cassette or Paper Tape (L) ..... 3-9
Main and Expansion EPROM and RAM. ..... (F) 1-5
Main Communications Port ..... 6-35
Major Components Used in I/O ..... (F) 8-2
Manual Organization ..... 1-4
Master Jumper Table ..... (T) 7-4
Master-Slave Full Duplex Multidrop System ..... (F) 7-10
MEMCYC ..... 6-27
Memory Address Decode PROM ..... (F) 6-18
Memory Address Decoding ..... 6-15
Memory and Capacitor Placement ..... (F) 7-3
Memory Cycle Timing ..... 8-11
Memory Cycle Timing ..... (F) 8-12
Memory Expansion Maps ..... (F) 7-6
Memory Inspect/Change, Memory Dump (M) ..... 3-10
Memory Map ..... (F) 4-2
Memory Map Change ..... 7-12
Memory Requirements for TIBUG ..... (F) 3-2
Memory Timing Signals ..... 6-26
Miscellaneous Equipment ..... 2-2
Modem (Data Set) Interface Signal Definitions ..... 8-19
Move Block Following Passing of Parameters ..... 5-50
Move Block of Bytes Example Subroutine ..... (F) 5-50
Multidrop Cabling ..... (F) 7-9
Multidrop Interface ..... (F) 6-37
Multidrop Interface ..... 7-8
Multidrop Jumper Table ..... (T) 7-10
Multidrop System. ..... (F) 7-9
Multiple-Device Direct Memory Access Controller ..... 8-12
Multidrop Interface ..... 6-37
OEM Chassis ..... 7-13
OEM Chassis Backplane Schematic ..... (F) 7-17
Off-Board Eight-Bit I/O Port ..... 8-1
Off-Board Memory ..... (F) 8-3
Off-Board RAM ..... 8-1
Off-Board TMS 9901 ..... 8-1
On-Board Device CRU Address ..... (T) 6-25
On-Board Memory Expansion ..... 7-1
Operation ..... 2-8
OPTIONS ..... Section 7
Parallel I/O and System Timer ..... 6-32
Parallel I/O Connector ..... 2-2
Parallel I/O ..... 6-34
PARTS LIST ..... Appendix E
Preprogramed Interrupt and User XOP Trap Vectors ..... (T) 5-24
Port, 8-Bit 9905/06 ..... (F) 8-5
Power and Terminal Hookup ..... 2-2
Power Cable/Chassis. ..... 2-2
Power Specifications ..... 6-1
Power Supply Connections ..... 2-3
Power Supply ..... 2-1
Power Supply Hookup ..... (F) 2-4
Power-Up/Reset ..... 2-8
Product Index ..... 1-4
Program Counter (PC) ..... 4-1
Program Counter Relative Addressing ..... 4-13
Program Entry and Exit ..... 5-21
Program Organization. ..... 5-3
Programming Considerations ..... 5-3
Programming Environment ..... 5-4
Programming Hints ..... 5-21
PROGRAMMING ..... Section 5
RAM Expansion ..... 7-6
Random Access Memory ..... (F) 6-29
Random Access Memory ..... 6-28
Read Hexadecimal Word from Terminal (XOP 9) ..... 3-15
Read One Character from Terminal (XOP 13) ..... 3-17
Read-Only Memory ..... (F) 6-28
Read-Only Memory ..... 6-27
Reading the DIP Switch. ..... (F) 5-53
Ready ..... 6-26
Reference Documents ..... 1-6
Register Reserved Applications ..... (T) 5-6
Remote Communications ..... 7-12
Required Equipment ..... 2-1
Required Use of RAM in Programs ..... 5-3
Reset and Load Filtering. ..... 6-14
RESET and LOAD Logic. ..... (F) 6-13
Reset Function ..... 6-10
Reset/Load Logic. ..... 6-10
Return with Workspace Pointer (RTWP) ..... 5-9
RS-232-C Interface ..... 7-7
RS-232-C Port ..... (F) 8-6
RS-232-C/TTY/Multidrop Interfaces (Main Port, P2) ..... 7-7
Sample Program ..... 2-8
Sample Program 2 ..... 2-10
Sample Programs ..... 2-8
SCHEMATICS ..... Appendix \(F\)
Serial Communication Interrupt ..... 7-7
Serial I/O Port EIA Interface ..... (F) 6-35
Serial I/O Port TTY Interface ..... (F) 6-36
Seven-Word Interrupt Linking Area ..... (F) 5-29
Six-Word Interrupt Linking Area ..... (F) 5-27
Slow EPROM Table.(T) 7-7
Slow EPROM ..... 7-7
Software Registers ..... 4-4
Source Listing ..... (F) 5-2
Status Bits Affected by Instruction. ..... (T) 4-5
Status Indicator ..... 6-39
Status Register (ST) ..... 4-2
Status Register ..... (F) 4-3
STCR Instruction ..... (F) 5-17
Symbolic Memory Addressing, Indexed ( \(\mathrm{T}=10_{2}\) ) ..... 4-11
Symbolic Memory Addressing, Not Indexed ( \(\mathrm{T}=10_{2}\) ) ..... 4-11
System Buses ..... 6-4
System Clock ..... 6-7
System Structure ..... 6-4
System Timer ..... 6-34
Tape Tabs ..... (F) 3-7
Terminal Hookup ..... 2-5
Terminals and Cables ..... 2-1
Terminal Hookup, 743 KSR ..... (F) 2-6
THEORY OF OPERATION. ..... Section 6
TI 733 ASR Baud Rate (T) ..... 3-13
TIBUG Commands ..... (T) 3-1
TIBUG Commands ..... 3-1
TIBUG Error Messages ..... (T) 3-18
TIBUG Error Messages ..... 3-18
TIBUG INTERACTIVE DEBUG MONITOR Section 3
TM 990 OBJECT CODE FORMAT Appendix G
TM 990/101 CRU Map ..... (T) 6-21
TM 990/101M Block Diagram. ..... (F) 6-2
TM 990/101M Board in TM 990/510 Chassis ..... (F) 2-5
TM 990/101M Configurations ..... (T) \(1-4\)
TM 990/101M Dimensions and Component Placement ..... (F) 1-3
TM 990/101M INSTRUCTION EXECUTION ..... Section 4
TM 990/101M Instruction Formats ..... (F) 4-7
TM 990/101M Major Components ..... (F) 1-2
TM 990/101M Memory Addressing ..... (F) 6-16
TM 990/101M Predefined CRU Addresses ..... (T) 5-12
TM 990/301 Microterminal ..... (F) 7-15
TM 990/301 Microterminal ..... 7-12
TM 990/301 MICROTERMINAL Appendix I
TM 990/402 Line-By-Line Assembler ..... 7-12
TM 990/510 OEM Chassis ..... (F) 7-16
TMS 9900 CPU Flowchart ..... (F) 6-12
TMS 9900 CRU Interface Timing ..... (F) 5-15
TMS 9900 Data and Address Flow ..... (F) 6-11
TMS 9900 Memory Bus Timing ..... (F) 6-26
TMS 9900 Pin Functions ..... (F) 6-9
TMS 9901 ..... (F) 6-33
TMS 9901 Internal Timer Interrupt Program. ..... 5-30
TTY Interface ..... 6-36
TTY Interface ..... 7-7
Unit ID DIP-Switch. ..... 5-52
Unit ID Switch. ..... 6-39
Unpacking ..... 2-2
User Accessible Utilities ..... 3-14
User Accessible Utilities ..... (T) 3-14
User Memory ..... 4-1
Using Main and Auxiliary TMS 9902's for I/O ..... 5-52
Vectors (Interrupt and XOP) ..... 5-5
Verification ..... 2-8
Wait ..... 6-27
WIRING TELETYPE MODEL 3320/5JE FOR TM 990/101M Appendix A
Workspace Example ..... (F) 4-6
Workspace Pointer (WP) ..... 4-2
Workspace Registers ..... 5-6
Write Four Hexadecimal Characters to Terminal (XOP 10) ..... 3-16
Write Message to Terminal (XOP 14) ..... 3-17
Write One Character to Terminal (XOP 12) ..... 3-17
Write One Hexadecimal Character to Terminal (XOP 8) ..... 3-15
XOP Example ..... (F) 4-35```


[^0]:    A0001423

[^1]:    *These outputs from the TMS 9900 go to a SN74LS138 as shown in Figure 5-6

[^2]:    Figure 5-16. Example Program Using Timer Interrupts 3 and 4 (Sheet 3 of 12)

[^3]:    0000 ERRORS

[^4]:    Figure 5-23. Example Program to Converse Through Main and Auxiliary TMS $9902^{\prime}$ s (Sheet 1 of 3)

[^5]:    *American Standards Institute Publication X3 4-1968

[^6]:    When using the Microterminal, these voltages are jumpered to the corresponding pin in connector P2. Else, the voltages are not connected.

