As you are now the owner of this document which should have come to you for free, please consider making a donation of £1 or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here <u>https://blunham.com/Misc/Texas</u>

Many thanks.

Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website <u>https://blunham.com/</u>, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: <u>https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin</u>

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (<u>https://blunham.com/Misc/Texas</u>). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.

Colin Hinson In the village of Blunham, Bedfordshire.

I put a lot of time into producing these files which is why you are met with this page when you open the file.



TEXAS INSTRUMENTS

TM 990/303A Floppy- Disk Controller

MICROPROCESSOR SERIES

User's Guide

TABLE OF CONTENTS

SECT	ION	TITLE	PAGE
1.	INTRODUC 1.1 Gen 1.2 Fea 1.3 Man 1.4 Typ 1.5 Pow 1.5 1.5 1.5 1.6 Env 1.7 App	TION Tures. Multiple and the second s	1-1 1-2 1-5 1-6 1-6 1-7 1-7 1-7
2.]	INSTALLA 2.1 Gen 2.2 Unp 2.3 Req 2.4 Jum 2.5 Jum 2.6 Boa 2.7 Cab 2.8 Sys 2.9 Onb 2.10 Two 2.11 Dem	TION AND OPERATION eral acking uired Equipment pers on TM 990/303A Board pers on Disk Drive rd Installation ling tem Check and Power Application oard LED Error Check o or More TM 990/303A Boards in a System	2-1 2-1 2-2 2-2 2-10 2-11 2-14 2-14 2-14 2-16
3. 0	COMMUNIC 3.1 Gen 3.2 Con 3.3 Com 3.3 3.3	ATING WITH THE TM 990/303A DISK CONTROLLER eral munication through the CRU 1 Output to Disk Controller over CRU 3.3.1.1 Command List Address 3.3.1.2 COMMAND Bit 3.3.1.3 CUE Bit 3.3.1.4 INTERRUPT ENABLE Bit 3.3.1.5 RESET Disk Controller Bit 3.3.2.1 ACCEPT Bit 3.3.2.2 BUSY Bit 3.3.2.3 INTERRUPT ISSUED Bit unnication through Memory 1 Word 0, First Status and Error Indicator Word 3.4.1.1 Word 0, Bit 0, Operation Complete 3.4.1.2 Word 0, Bit 1, Error Occurred 3.4.1.3 Word 0, Bit 2, Interrupt Occurred 3.4.1.4 Word 0, Bit 9, Data Error 3.4.1.5 Word 0, Bit 11, Disk ID Error. 3.4.1.6 Word 0, Bit 12, Overrun Error. 3.4.1.7 Word 0, Bit 14, Search Error.	3-1 3-2 3-4 3-7 3-8 3-8 3-8 3-8 3-8 3-8 3-8 3-9 3-13 3-13 3-13 3-14
	3.4	3.4.1.8 Word 0, Bit 15, Unit Error	3–14 3–14

SECTION

4.

TITLE

	3.4.2.1 Word 1, Bit 0, Unit Off Line Status 3.4.2.2 Word 1, Bit 2, Write Protect Status 3.4.2.3 Word 1, Bit 5, Seek Incomplete Error 3.4.2.4 Word 1, Bit 6, Self Test Error	3-14 3-14 3-15 3-15
	3.4.2.6 Word 1, Bits 8 to 15, Drive Status	3-16
	3.4.3 Word 2, Commands, Flags, and Drive ID 3.4.3.1 Word 2, Bits 0 to 7, Command Code	3–16 3–16
	3.4.3.2 Word 2, Bit 8, Interrupt Enable Flag	3-16
	3.4.3.4 Word 2, Bits 14 and 15, Disk ID	3-16
	3.4.4 Words 3 and 4, Storage Address on Diskette	3-29
	3.4.4.2 Physical Storage Mode	3-30
	3.4.5 Word 5, Byte Count	3-31
	3.4.6 Words 6 and 7, Memory Address of Data to Transfer	3-31
<u>م</u> -	3.4.7 Words 8 and 9, Chain Address of Next Command List	3-31
3.5	Communication through Interrupts	3-32
	to Host	3-32
	3.5.2 Command-Ready Interrupt from Host to Disk Controller	3-34
3.6	Powerup Bootstrap Load Option	3-34
HARD	WARE DESCRIPTION	1
4.1		4-1
4.2) 2	System Description	4-1 りつ
4.4	Local Processor System	4_3
4.5	Disk Drive Interface	4-3
4.6	Host System Interface	4-8
	4.6.1 Host System CRU Interface	4-8
	4.6.2 Host System DMA Interface	4-11
4.7	Read/Write Controller	4-15
	4.7.1 Read/write Data Path	4-17 11-20
	4.7.3 Synchronization and Address Mark Detection	4-29
	4.7.4 Precompensation	4-31
	4.7.5 Word Controller	4-32
	4.7.6 Control of Read and Write Operations	4-37

APPENDICES

A	DISKETTE FORMATS AND CORRESPONDING DISK DRIVES
В	DISK DRIVE SPECIFICATIONS
С	DISKETTE TRACK FORMATS
D	SCHEMATICS
Е	PROGRAMMING PROM FOR UNIQUE CRU ADDRESS
F	PIN LIST FOR CONTROLLER-TO-DRIVE CABLES
G	PARTS LIST
H	DEMONSTRATION SOFTWARE

LIST OF ILLUSTRATIONS

FIGURE

TITLE

1–1	TM 990/303A Floppy Disk Controller Module	1-3
1–2	TM 990/303A Block Diagram	1-4
1–3	Typical System Configuration Using Two Model 800 Disk Drives	1-6
2-1	Jumper Locations on TM 990/303A Board	2-3
2-2	Jumper Locations on the Shugart 800 Disk Drive	2-5
2-3	Jumper Locations on the CDC 9404B Disk Drive	2-7
2-4	Jumper Locations on the Qume DT-8 Disk Drive	2-9
2-5	Location of Solder Bridge Between Pins 96 & 95 of Motherboard	2-10
2-6 2-7	System Interconnections Using TM 990/527 Cable Connecting TM 990/527 Disk Drive Cable to P4 of TM 990/303A Board	2 - 11 2 - 12
2-8	TM 990/527 Cabling Between Controller and Standard Size (8 in.) Drives	2-12
2-9 2-10	Board TM 990/535 Cabling Between Controller and Model 400 Disk	2-13
2-11	Drives Demo Program to Read to/Write from Disk	2 - 13 2 - 17
3-1	Disk Controller Memory Map	3-2
3-2	CRU Interface and Timing	3-4
3-3	32-Bit CRU Interface Block as Shipped from Factory	3-5
3-4	Communication Between the Host and Disk Controller to Store	3-6
3-5 3-6 3-7 3-8 3-9 3-10	Program to Pass Command List Address. Ten-Word Command List. Write-Protect Tab on Diskette. Drive Parameter List. Default Values for Define Drive Format Block. Example of Coding to Load Interrupt Link Areas and Enable Interrupts on a TM 990/101MA.	3-7 3-11 3-15 3-25 3-26 3-33
4-1	Typical System Block Diagram.	4-1
4-2	Disk Controller Block Diagram.	4-2
4-3	System CRU Interface Block Diagram.	4-8
4-4	General-Purpose CRU Interface.	4-10
4-5	DMA Memory Access Timing (1 Wait State).	4-12
4-6	DMA Timing - Automatic Bootload.	4-14
4-7	Processor Memory Timing with Wait States.	4-15
4-8	Read/Write Controller Block Diagram.	4-16
4-9	Read/Write Data Path.	4-18
4-10	Bit Controller Block Diagram.	4-20
4-11	Phase-Locked Loop Block Diagram.	4-21
4-12	Double Density Phase Detector Timing.	4-22
4-13	Bit Controller Write FM State Diagram.	4-23
4-14	Write FM Timing.	4-24
4-15	Bit Controller Write MFM State Diagram.	4-25
4-16	Write MFM.	4-26
4-17	Bit Controller Read FM.	4-27

LIST OF ILLUSTRATIONS

FIGURE

TITLE

4-18 4-19 4-20 4-21 4-22 4-23 4-24 4-25 4-26 4-27 4-28 4-29 4-30	Read MFM. Phase Error Recovery Timing Diagram. Precompensation Shift Register Timing. Word Controller Block Diagram. Word Controller Read Mode Flowchart. Word Controller Read Timing. Word Controller Write Timing. Word Controller Write Timing. Word Controller Read Timing-Address Mark Detect. ID Field Write Timing - Single Density. ID Field Read Timing - Single Density. ID Field Read Timing - IBM Double Density. ID Field Read Timing - IBM Double Density. CRC Error Latch Timing.	4-28 4-30 4-32 4-33 4-34 4-35 4-36 4-36 4-37 4-38 4-38 4-39 4-39
A-1	IBM Single Density Define Drive Format Block	A-2
A-2	IBM Double Density Define Drive Format Block	A-5
A-3	TI Double Density Define Drive Format Block	A-7
A-4	Mini Single Density Define Drive Format Block	A-9
A-5	Mini Double Density Define Drive Format Block	A-10
C-1	Standard-Size, Single-Density Track Format	C-3
C-2	IBM-Compatible Standard-Size Double-Density Track Format	C-4
C-3	TI-Compatible, Standard-Size, Double-Density Track Format	C-6
C-4	Mini-Size, Single-Density Track Format	C-7
C-5	Mini-Size, Double-Density Track Format	C-8
E-1	CRU Address Scheme for Transferring Command List Address	E-1
E-2	CRU Address Nomenclature	E-2
E-3	PROM U13 Address Input and Data Output Pins	E-3
E-4	Interpreting Hardware Base Address as Address Input to PROM U13.	E-4
E-5	Example 1 Results	E-5
E-6	Example 2 Results	E-6
H-1	TM 990/303A Demonstration Software Structure	H - 1

TABLE	TITLE	PAGE
1-1	Diskette Formats and Corresponding Disk Drives	1-1
2-1 2-2 2-3 2-4 2-5	TM 990/303A Jumper Settings Suggested Shugart SA 800 Disk Drive Jumper Settings Suggested Shugart SA 400 Disk Drive Signal Platform Settings Suggested CDC 9404B Disk Drive Jumper Settings Suggested Qume DT-8 Disk Drive Jumper Settings	2-3 2-4 2-4 2-6 2-8
3-1 3-2 3-3	Summary of Commands to Disk Controller Commands to Disk Controller in Word 2 Standard-Size Sector Placement According to Sector Interlace Factor	3–17 3–18 3–28
4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-7 4-8 4-9 4-10 4-11 4-12 4-13 4-14 4-15	Processor Memory Address Map. TMS 9901 Parallel I/O Port Bit Assignment. TMS 9901 Interrupt Assignment. Auxiliary Parallel Input Port Bit Assignment. Bootload Format Selection. General-Purpose CRU Interface. DMA Controller Address Bit Utilization. DMA Controller Logic Equations. Read/Write Controller Bit Utilization. Write Data Multiplexer. Read Multiplexer. BCREAD Multiplexer. Synchronization and Address Mark Patterns. ROM-Generated Precompensation Patterns. Word Controller Logic Equations.	4-3 4-4 4-6 4-7 4-9 4-11 4-13 4-17 4-19 4-19 4-19 4-29 4-29 4-31 4-35
B-1 B-2	Mini (5.25 Inch) Floppy Drive Specifications Standard (8 Inch) Floppy Drive Specifications	B - 1 B-2
F-1 F-2	Pin List for TM 990/527 Cable for Model 800 Drive Pin List for TM 990/535 Cable for Model 400 Drive	F - 1 F - 2

SECTION 1

INTRODUCTION

1.1 GENERAL

This manual covers the installation, operation, and theory of operation of the TM 990/303A floppy disk controller module, shown in Figure 1-1. Figure 1-2 is a block diagram of the board. This board provides a controlling interface between a microcomputer such as the TM 990/101MA and the following disk drives:

- Shugart model SA 400 (mini)
- Shugart model SA 800 (standard)
- CDC model 9404B (standard)
- Qume model DT-8 (standard)

Note that the TM 990/303A is used with only these models (this <u>does not</u> include other models in a series such as the Shugart 801). The TM 990/303A can be used with the TM 990/100M, TM 990/100MA, or TM 990/101MA microcomputer modules. However, because of buffering on the TM 990/100M and TM 990/100MA boards, the controller <u>cannot</u> do DMA (direct memory access) with the memory on these boards, only with an expansion memory board used with the TM 990/100M or TM 990/100MA.

If the TM 990/303A is to be used with the TM 990/101M module, the PCB must be modified to the equivalent of the TM 990/101MA microcomputer module. All TM 990/101M modules returned to the factory for repair will automatically be updated.

The PCB part number will show if the module has been modified to the correct revision level. This part number is found on the conductor side of the board. A part number of 994725-1 A (B) or 994725-1 B (or higher letter) indicates a PCB that has been modified to the proper revision level. A part number such as 994725-1 A indicates a PCB not modified to the proper revision level.

For users of any of the three disk drives, Table 1-1 illustrates the diskette formats used with their corresponding disk drives.

	Disk Drive Formats			
Diskette Formats	CDC 9404B	SA 400	SA 800	Qume DT-8
IBM Single Density/1 Side IBM Double Density/1 Side TI Double Density/1 Side IBM Single Density/2 Sides IBM Double Density/2 Sides TI Double Density/2 Sides	x	x x	X X X	X X X X X X

TABLE 1-1. DISKETTE FORMATS AND CORRESPONDING DISK DRIVES

1-1

1.2 FEATURES

The TM 990/303A floppy disk controller has the following features:

- Formats supported:
 - IBM single density format
 - IBM double density format
 - TI Digital Systems Group (DSG) double density format (TILINE floppy controller)
- Disk sizes: Standard or mini
- Disk sides:
 - One side only on Shugart and CDC
 - Two sides on Qume DataTrak 8
- Number of disk drives (daisy chained): Four maximum for standard size, and three maximum for mini size.
- Recording methods:
 - Single density frequency modulation (FM)
 - Double density modified frequency modulation (MFM)
- Data format:
 - IBM 3740 compatible
 - TI FS 990 compatible
- System interface:
 - CRU (controller initialization)
 - DMA transfer (data and commands)
- Three LED's indicate controller status
- Bootstrap load feature can be used to initialize system from diskette.
- Controller firmware (see below) provided on two TMS 2716's (2 K words); controller firmware EPROM space expandable to 4 K words by using two TMS 2532's.

Software on the controller includes the following features:

- Seventeen commands including controller self test, read and write to/from diskette and host memory, read to and write from controller and host RAM, bootstrap load from diskette software, format diskette, execute program in controller memory, read status of specified drive.
- Command completion interrupt to host (interrupt level jumper selectable); completion status reported to host.
- Controller call through interrupt via CRU.



FIGURE 1-1. TM 990/303A FLOPPY DISK CONTROLLER MODULE

1-3



`

FIGURE 1-2. TM 990/303A BLOCK DIAGRAM

This manual is organized as follows:

- Section 1: General information and specifications of the TM 990/303A
- Section 2: How to install the TM 990/303A including required peripheral equipment, cabling, disk drive requirements, system configuration
- Section 3: Bringing up the system, demonstration software, bootload at powerup, data formats and disk drive parameters
- Section 4: Theory of operation including circuit descriptions, timing diagrams
- Appendices containing auxiliary data including logic diagrams, list of materials, cable pinouts, disk format tables, etc.

1.4 TYPICAL SYSTEM CONFIGURATION

In Figure 1-3, the TM 990/303A board is included in a card cage with a TM 990/101MA microcomputer and a TM 990/201 memory expansion board. The system terminal connects to P2 of the microcomputer board. Two standard-sized floppy disk drives are connected to the floppy controller by a TM 990/527 cable; if a full four-drive standard-size capability is desired, the user can provide his own cable using the data in Appendix F. (Up to three model 400 mini-sized floppy drives can be connected in a system using model 400 drives; these can be connected using the TM 990/535 cable.)

Note that the disk drives are "daisy-chained"; that is, they are connected by a single cable having connectors for each disk unit.

In a typical system, the bootstrap load feature of the TM 990/303A would be used to load into host RAM the routines to initialize the system. An initial load routine would be used to bring in other system tasks from the diskette to host RAM. These routines could include a file manager, device service routines to drive peripherals, as well as other system software requirements. The disk controller could then cause execution of a task in host memory that would start dedicated system functions.

CAUTION

Before applying power to the system carefully follow the installation procedures specified in Section 2 of this manual. When using a TM 990/5xx card cage, the etch on the backplane between lines 95 and 96 must be open (cut) in each slot that the TM 990/303A board is installed. Follow the procedure shown in section 2-6 and Figure 2-2. This applies to <u>all</u> TM 990/303A boards installed (<u>not</u> just to two or more boards).



FIGURE 1-3. TYPICAL SYSTEM CONFIGURATION USING TWO MODEL 800 DISK DRIVES

1.5 POWER

1.5.1 TM 990/303A Power Requirements

The following are dc power requirements for the TM 990/303A:

		+5 <u>Typ</u>	Vdc <u>Max</u>	+12 <u>Typ</u>	Vdc <u>Max</u>	-12 Typ	Vdc <u>Max</u>	(voltage tol- erance <u>+</u> 3%)	<u>Unit</u>
тм	990/303A	2.1	3.0	0.1	0.2	0.04	0.2		А

During a powerup or a powerdown of either the disk controller or the disk drive (or both), data previously recorded on the diskette will not be destroyed due to controller action. Any operation in progress during a power sequence will not be completed.

If power is being supplied from separate power supplies, the system requires that -12V be turned on first and be turned off last. There is no required sequence in turning on the remaining voltages. This does not apply if the system uses only one power supply.

1-6

	+5	Vdc	-5 Vde	+12	2 Vdc	+24	Vdc	
	<u>Typ</u>	Max	<u>Typ Max</u>	<u>Typ</u>	Max	<u>Typ</u>	Max	<u>Unit</u>
SA 400	0.5	0.7		0.9	1.8			A
SA 800	0.8	1.0	0.05 0.07			1.3	1.7	Α
CDC 9404B	0.7					1.3		Α
Quile DI-0	0 0	1 2				07	1 0	
- I drive	0.9	1.3				0.7	1.0	A
- 2 drives	1.6	2.2				0.8	1.2	A
- 3 drives	2.3	3.1				0.9	1.4	А
- 4 drives	3.0	4.0				1.0	1.6	А

1.6 ENVIRONMENT

Ambient Temperature

Operating: 0 to 50 degrees C (32 to 122 degrees F) at sea level Storage: -40 to +100 degrees C (-40 to +212 degrees F)

Shock:

Shipping: 15 g applied to shipping container

Ambient Humidity:

Operating: 5 to 85 percent relative humidity without condensation Storage: 5 to 95 percent without condensation

1.7 APPLICABLE DOCUMENTS

- TM 990/100MA Microcomputer User's Guide
- TM 990/101MA Microcomputer User's Guide
- TMS 9900 Microprocessor Data Manual
- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communication Controller Data Manual
- TM 990/201/206 Expansion Memory Boards
- TM 990/203 Dynamic RAM Memory Expansion Module
- TM 990/527 Cable for Standard Disk Drives User's Guide
- TM 990/535 Cable for Mini Disk Drives User's Guide

SECTION 2

INSTALLATION AND OPERATION

2.1 GENERAL

This section covers the installation of the TM 990/303A Floppy Disk Controller and some demonstration software to illustrate controller operation.



- 1. Before applying power to your TM 990/303A board, properly set plugs and connectors as described in the following:
 - Jumper plugs at TM 990/303A board (section 2.4, Figure 2-1, Table 2-1)
 - Jumper plugs at Shugart 800 drive (section 2.5, Figure 2-2, Table 2-2)
 - Jumper plugs at Shugart 400 drive (section 2.5, Table 2-3)
 - Jumper plugs at CDC 9404B (section 2.5, Figure 2-3, Table 2-4)
 - Jumper plugs at Qume DataTrak 8 (section 2.5, Figure 2-4, Table 2-5)
 - Cable attachment to standard drive (section 2.7, Figures 2-7, 2-8), or
 - Cable attachment to mini drive (section 2.7, Figures 2-9, 2-10)
 - Cut backplane etch where controller board installed (see 2, below)
- 2. When using a TM 990/510 or /520 card cage, the etch on the backplane between lines 95 and 96 must be open (cut) in each slot that the TM 990/303A board is installed. Follow the procedure shown in section 2-6 and Figure 2-5. This applies to <u>all</u> TM 990/303A boards installed.

Verify the system configuration using the check list in section 2.8 before applying power. Improper settings may harm equipment.

2.2 UNPACKING

Find the following:

- TM 990/303A Floppy Disk Controller Board
- TM 990/303A Floppy Disk Drive User's Guide
- Warranty Card

Remove the TM 990/303A module from its protective packing. Report any discrepancies to your supplier.

2.3 REQUIRED EQUIPMENT

This disk controller board is recommended for use only with the following disk drives:

- Shugart SA 800 (standard)
- Shugart SA 400 (mini)
- CDC 94904B (standard)
- Qume DataTrak 8 (standard)

A power supply must be supplied to meet the requirements of:

- Disk drive(s)
- TM 990/303A board as specified in section 1.5.
- TM 990/101MA, TM 990/100MA, or TM 990/100M microcomputer board.
- If installed, an expansion memory board (necessary for TM 990/100M or TM 990/100MA system) or other auxiliary board.

A TM 990/510 (four slots), TM 990/520 (eight slots), or equivalent card cage should be used to provide signal and power bussing to the microcomputer, disk controller, and (if used) expansion memory board. The microcomputer should be placed in the top of the cage (slot 1) with other boards below it.

A terminal (and proper terminal cabling) is required such as the Texas Instruments 733 or 743 for user interaction.

A connecting cable such as the TM 990/527 (two standard diskette drives) or TM 990/535 (three mini drives) is required between the disk controller and the floppy disk drive(s). Appendix F lists disk drive pinouts. An expansion RAM memory board will provide additional storage and work space for the host system. Suggested memory boards include the TM 990/203 dynamic memory board or the TM 990/206 static RAM board. Because memory on the TM 990/100M and the TM 990/100MA boards is buffered, it cannot be used for DMA.

2.4 JUMPERS ON TM 990/303A BOARD

Controller jumper settings are listed in Table 2-1; controller jumper locations are shown in Figure 2-1. The "Position" column contains the word or symbol as stenciled on the board that corresponds to the particular jumper setting desired. The term "Out" means the jumper is not installed; "In" means the jumper is installed. Note that jumper J9 (upper left of Figure 2-1) is not used. This jumper is reserved for future use in the designation of disk size. Jumper J8 specifies default disk format (IBM single density or TI double), but this can be changed by a command (see note below).

NOTE

The Define Drive command (command 10_{16} in Table 3-2) must specify the same standard or mini size as jumpered at pins J10 and J11. Failure to match the software designation (via the Define Drive command) and the hardware settings at J10 and J11 will result in incorrect performance. This command does not have to conform to jumper J8 format setting which prescribes the default value only at a powerup or bootload; this default can be changed by the Define Drive command.

2.5 JUMPERS ON DISK DRIVE

Follow the manufacturer's instructions for setting jumpers on the respective disk drive printed circuit board. Suggested disk drive jumper settings are listed in Table 2-2 (Figure 2-2) for the Shugart model 800, Table 2-3 for the Shugart model 400, Table 2-4 (Figure 2-3) for the CDC model 9404B, and Table 2-5 (Figure 2-4) for the Qume DT-8.

On the model 800, the user must select a unique drive number (DS1 to DS4) for each drive to correspond to the disk drive ID (00 to 11) in word 2 of the Command List (section 3.4.3.4). ID 00 corresponds to DS1, ID 01 to DS2, etc. If the drive is the last (or only) drive on the cable, install terminator jumpers on T1, T2, T3, T4, T5, and T6.

If a single model 400 drive is used, it is shipped from the factory properly jumpered. If two or three drives are used, open the MX shunts, and leave closed the applicable drive-select shunt (DS1-DS3) while the other two drive select shunts are cut (opened). Only the last disk drive on the cable will have the termination resistor pack installed; remove it from the others.



FIGURE 2-1. JUMPER LOCATIONS ON TM 990/303A BOARD

Function	Jumper	Pin ¹	Position	As Shipped?
Select Bootstrap Load				
Automatic Bootstrap Load	J1	E1-E2	LOAD	
	J2	E5-E4	LOAD	
No Automatic Bootstrap Lo	ad J1	E1-E3		Yes
	J2	E5-E6		Yes
Interrupt Level to Host	J3			
Interrupt Level 1		E55-E7	1	
Interrupt Level 2		E56-E8	2	Yes
Interrupt Level 3		E57 - E9	3	
Interrupt Level 4		E58-E10	4	
Interrupt Level 5		E59-E11	5	
Interrupt Level 6		E60 - E53	6	
Interrupt Level 7		E61-E54	7	
Select Default Format for				
Powerup Reset	J8			
IBM Single Density,				
Single Sided, 8 in.		In		Yes
TI Double Density,				
Single Sided, 8 in.		Out		
Select Disk Size ²				
Standard Size	J10	E19-E18	STD	Yes
	J11	E16-E17	STD	Yes
Mini Size	J10	E19-E20	MINI	
	J11	E16-E15	MINI	

TABLE 2-1. TM 990/303A JUMPER SETTINGS

Note: 1. Out = jumper not installed; In = jumper installed.

2. Jumpers J4, J5, J6, and J7 not used with TMS 2716 as onboard memory 3. Jumper J9 is not used; provided for future use.

Jumper Name	Board Position	Termination Board Jumper In or Out	Intermediate Board Jumper In or Out
A	A	In	In
В	А	In	In
C (P18)	В	In	In
D	В	Out	Out
DC	В	In	In
DDS	С	Out	Out
DS	D	In	In
DS1	E	See Note 1	See Note 1
DS2	E	See Note 1	See Note 1
DS3	E	See Note 1	See Note 1
DS4	E	See Note 1	See Note 1
HL	D	Out	Out
T1	С	In	Out
T2	С	In	Out
T3	Е	In	Out
T4	E	In	Out
T5	E	In	Out
Т6	E	In	Out
X	F	Out	Out
Y T	G	Out	Out
Z	G	In	In
800	Н	In	In
801	Н	Out	Out

TABLE 2-2. SUGGESTED SHUGART SA 800 DISK DRIVE JUMPER SETTINGS

Note 1. Only one of the DS1 to DS4 (Drive Select 1 to 4) is jumpered to select a disk drive; this number (1 to 4) corresponds to the disk drive select number specified in the two LSBs of Command Word 2.

TABLE 2-3. SUGGESTED SHUGART SA 400 DISK DRIVE SIGNAL PLATFORM SETTINGS

Name	Termination Board Connection	Intermediate Board Connection				
MH	Open	Open				
MX	Open	• Open				
DS3	See Note 1	See Note 1				
DS2	See Note 1	See Note 1				
DS1	See Note 1	See Note 1				
HL	Closed	Closed				
Resistor Pack at 1E	Installed	Removed				

- Notes 1. Only one of the DS1 to DS3 (Drive Select 1 to 3) is shorted to select a disk drive; this number (1 to 3) corresponds to the disk drive select number specified in the two LSBs of Command Word 2.
 - 2. The program shunt can be replaced with a DIP switch (AMP 435626-4) for ease in programming.



Jumper Plug Installed as Shipped

• Test Point

FIGURE 2-2. JUMPER LOCATIONS ON THE SHUGART SA 800 DISK DRIVE

Jumper	Board Position	Termination Board Jumper In or Out	Intermediate Board Jumper In or Out
W1/W5	А	See Note 1	See Note 1
W2/W5	A	See Note 1	See Note 1
W3/W5	A	See Note 1	See Note 1
W4/W5	A	See Note 1	See Note 1
Terminator Pack Beckman R220/330	В	In	Out

NOTE 1

Drive designators W1 to W4 correspond to drive select numbers 1 to 4. One of these is jumpered to W5 to designate the disk drive number which corresponds to the disk drive select number in the two LSBs of Command Word 2. As shipped from the factory, W1 is jumpered to W5 to designate the drive as drive 1, selected by a 00_2 in bits 14 and 15 of Command Word 2. For example:

Disk Drive Select Number	Install Jumper
1	W1/W5
2	W2/W5
3	W3/W5
4	W4/W5

To select drive 2, 3, or 4, the user must first remove the soldered jumper installed at the factory between W1and W5 (to select drive 1). It is recommended that the user substitute a four-switch standard DIP package (AMP 435166-2 or 435626-1, 7000 series) between W5 and W1 to W4. This allows the user to easily designate the drive number by setting one of the four switches to ON.



FIGURE 2-3. JUMPER LOCATIONS ON THE CDC 9404B DISK DRIVE

TABLE 2-5.	SUGGESTED	QUME	DT-8	DISK	DRIVE	JUMPER	SETTINGS
------------	-----------	------	------	------	-------	--------	----------

Jumper	Description	Board Position	Termination Board In or Out	Intermediate Board In or Out
DS1	Drive select 1	D	See Note 1	See Note 1
DS2	Drive select 2	D	See Note 1	See Note 1
DS3	Drive select 3	D	See Note 1	See Note 1
DS4	Drive select 4	D	See Note 1	See Note 1
RR	Radial ready	J	In	In
R 1	Radial index and sector	J	In	In
R	Shunt option for Ready Output	Н	In	In
2S	Two-sided status output	В	In	In
I	Index output	Н	In	In
DC	Disk change option	В	In	In
HL	Stepper power from Head Load	Н	Out	Out
DS	Stepper power from Drive Select	G	Out	Out
WP	Inhibit write when write protected	I	In	In
NP	Allow write when write protected	I	Out	Out
DL	Door lock latch option	G	Out 🕂	Out+
В	Radial head load	Н	In +	In
Х	Daisy chain head load	H	Out 🕇	Out +
А	Radial Select	Н	In	In
Z	In-use from Drive Select	Н	Out	Out ę
Y	In-use from Head Load	G	In 🕇	In 🚽
S1	Side select option using direction	С	Out 🕂	Out 🗲
S2	Standard side select input	С	In ŧ	In 🕂
S3	Side select option using Drive Select	C C	Out 🕊	Out
С	Head load	В	In 🕂	In t
D	In use	В	Out+	Out≰
W	See note 2	С	Out 🗲	Out 🌬
SS	See note 2		In +	In +
D1	Binary method of drive select	E	Out	Out
D2	Binary method of drive select	Е	Out	Out
D4	Binary method of drive select	Е	Out	Out
DDS	Binary method of drive select	F	Out	Out
B1-B4	Two double side drive select	D	Out	Out
1TM	Termination resistor packs	A	In	Out
2TM	Termination resistor packs	A	In	Out

NOTES

- Only one of DS1 to DS4 is installed to designate the drive number. This number (DS1 to DS4) corresponds to the disk drive select number specified in the LSB's of Command Word 2 (e.g., to designate a disk drive as number 1, jumper DS1).
- 2. Traces W and SS are not on some Qume DT-8 models that have been modified for use with TI options. These board require the following modifications before being used with the TM 990/303A:
 - a. Reconnect trace C which has been opened.
 - b. Remove a wire from 2G pin 8 to 1D pin 5 (no head load latch)
 - c. Remove a wire from J1-18 pad (c) to 1D pin 3 (no head load in use)
 - d. Remove a wire from 3F pin 10 to 3F pin 7.



FIGURE 2-4. JUMPER LOCATIONS ON THE QUME DT-8 DISK DRIVE



FIGURE 2-5. LOCATION OF SOLDER BRIDGE BETWEEN PINS 96 AND 95 OF MOTHERBOARD

2.6 BOARD INSTALLATION

Turn power off before installation of cards into the card cage. Install the microcomputer board at the top of the cage with other boards beneath. Where the TM 990/303A boards are installed, cut the etch on the card cage backplane between lines 95 and 96 as shown in Figure 2-5. This is the same as for multicontroller systems as explained in section 2.10. Do not apply power until cards are properly installed and cables connected as specified in section 2.7. With power applied, the controller will execute a self-test with LEDs DS2 and DS3 on and DS1 off; when the test is successfully completed, these two LEDs will extinguish and DS3 will remain illuminated. Board status, as shown in the LEDs, is explained in section 2.9.



FIGURE 2-6. SYSTEM INTERCONNECTIONS USING TM 990/527 CABLE (STANDARD SIZE)

2.7 CABLING

Figure 2-6 shows a typical system configuration using a standard size drive and TM 990/527 cable. Detail connections using the this cable are shown in Figures 2-7 and 2-8.

- Connect the data cable from the terminal to connector P2 of the microcomputer board.
- The TM 990/527 cable has three connectors on it. The end with the two connectors closest together contains the connectors to the two disk drives. The single connector at the other end goes to the controller board, and is attached with the colored stripe to the left of connector P4 as shown in Figure 2-7. As shown in the figure, pin 2 and the colored stripe are at the left of the connector when properly installed. The colored stripe encloses the wire to pin 1.
- Connect one or both of the disk drive cable connectors to the back of the disk drive(s). Consult the manufacturer's installation instruction for proper orientation of pin 1 on the disk drive connector. Pin 1 on the TM 990/527 cable is designated by a diamond engraved into the connector close to the side near the colored stripe. See Figure 2-8 for orientation. If pin 1 is on top of the edge connector at the disk drive, the diamond on the connector must also be on top, oriented with that pin.

Figures 2-9 and 2-10 show similar cabling for model 400 mini drives using the TM 990/535 cable and its interface card. Note that the card acts as the interface between the 50-pin connector P4 on the TM 990/303A board and the 34-wire cable. If you want to make you own cable, be aware that the connector plugs of various vendors, including TI, do not necessarily use the numbering schemes on the board edge connector. ALWAYS refer to the board edge when wiring a connector.



FIGURE 2-7. CONNECTING TM 990/527 DISK DRIVE CABLE TO P4 OF TM 990/303A BOARD



FIGURE 2-8. TM 990/527 CABLING BETWEEN CONTROLLER AND STANDARD SIZE (8 in.) DISK DRIVES

2-12



FIGURE 2-9. CONNECTING TM 990/535 DISK DRIVE CABLE TO P4 OF TM 990/303A BOARD



FIGURE 2-10. TM 990/535 CABLING BETWEEN CONTROLLER AND MODEL 400 DISK DRIVES

2.8 SYSTEM CHECK AND POWER APPLICATION

Do not apply power until the PC cards (TM 990/303A as well as the disk drive) are properly jumpered and installed and cables are connected as specified in this section. Before applying power, use the following check list to verify proper installation according to applicable paragraphs, figures, and tables:

Jumper plugs at TM 990/303A board (section 2.4, Figure 2-1, Table 2-1)

- Jumper plugs at disk drive (section 2.5, and one of Table 2-2, Figure 2-2 for Shugart 800, or Table 2-3 for Shugart 400, or Table 2-4, Figure 2-3 for CDC 9404B, or Table 2-5, Figure 2-4 for Qume DT-8 disk drive).
- Backplane etch is cut at controller board slot, pins 95/96 (section 2.6, Figure 2-5).
- Cable attachment to standard drive (section 2.7, Figures 2-7, 2-8), or cable attachment to mini drive (section 2.7, Figures 2-9, 2-10)

Cable attachments should be as shown in the applicable figure. When system installation has been checked and verified, apply power. If power is being supplied from separate power supplies, the system requires that -12V be turned on first and be turned off last. There is no required sequence in turning on the remaining voltages. This does <u>not</u> apply if the system uses only one power supply.

With power applied, the controller will execute a self-test. LEDs DS2 and DS3 will go on; when test is complete, these will go off and DS1 will remain on indicating no error. LED interpretation is shown in section 2.9.

2.9 ONBOARD LED ERROR CHECK

Placement of the three LEDs on the TM 990/303A is shown in Figure 1-1 (DS3 to DS1, left to right as seen from the front of the card cage). These lights reflect board status as shown below.

N/A N/A On No error condition	
Off Off Off No power	
Off On Off Self-test error (clock, memory)	
On Off Off Disk drive error (write protect, not	ready)
On On Off Controller error (CRC, overrun, I/O)	

2.10 TWO OR MORE TM 990/303A BOARDS IN A SYSTEM

More than one TM 990/303A board can be installed in a card cage and share the bus on the motherboard. However, several items must be considered:

- Access to the bus must be arbitrated
- Each board must have a unique CRU address space for communicating with the host microcomputer

Access through the common bus will be arbitrated by the GRANTIN.B- signal at P1-96 and the GRANTOUT.B- signal at P1-95 as shown on page 4 of the schematics in Appendix D. Through these two signals, the bus is arbitrated so that the board in the highest position in the chassis (closest to the microcomputer board) has priority for the bus over the board beneath it in the chassis.

The solder pattern on the motherboard of the card cage has to be opened between the pins of 96 (top) and 95 (bottom) for the slots containing the TM 990/303A boards. The location of these lines is shown in Figure 2-5. This allows the upper board to obtain bus control by presenting his GRANTOUT.B signal (via pin 95 on the lower side of the TM 990/303A board) to the lower board's GRANTIN.B- line (pin 96 on the upper side of the board). This lets the controller board with the higher priority (higher slot position) to suspend bus access by the lower-priority board.

Communication via the CRU is covered in detail in Section 3. As stated above, each board will require a unique CRU base address for communication with the host micromputer. This CRU address is selected by bits programmed into the 74S287 PROM at socket U13. This socket must contain a PROM programmed with a pattern so that each board has a unique CRU address. For example (as shown in Figure 3-3 of the next section), the TM 990/303A board is shipped so that it occupies the 32 bits of CRU address space between hardware base address 10016 and 120_{16} . The 74S287 PROM at U13 must be programmed so that its D01 output has a low value on it when driven by address lines A3.B to A3.10. The address line value to enable a low value at D01 on one TM 990/303A must be different from the address line value driving the other U13 PROMs of the other TM 990/303As. As shipped, the U13 PROM outputs a low at D01 when address lines A3.B to A10.B are all zeroes except for A5.B (a one). Instructions to reprogram U13 are provided in Appendix E of this manual.

2.11 DEMONSTRATION PROGRAM

With the system properly connected and powered up, the program in Figure 2-11 can be entered into host memory using TIBUG. (This program <u>cannot</u> be run on the TM 990/100M/100MA microcomputers as DMA cannot be accomplished to the RAM on these microcomputer boards.) This program causes the disk controller to read the message "Congratulations it works" from host memory, write this message to disk, read the message back from disk, and write the message to the system terminal. This program assumes:

- The disk format is IBM single density and follows the format block as shown in Appendix A, page A-2 for that format. This format is called out in the define drive block of code at source lines 0051 to 0058; note that the assembled values for this block match the values shown on page A-2. If another format is used, the define format values for the particular format are presented in Appendix A; these values can be substituted into source lines 0051 to 0058.
- The system is jumpered for the disk size and format desired; the TM 990/303A board is shipped jumpered for IBM single density, standard size.
- TIBUG is in EPROM in lower memory and RAM is in upper memory on the microcomputer. The program is loaded beginning at FC20₁₆ and requires RAM between FC00₁₆ and FDA2₁₆, as assembled.
- The disk drive accessed is DS1 which should be the jumpered ID at the disk drive PC board.



Data will be written to and read from the second track, first sector on the diskette (take care that data present on the diskette used will not be destroyed).

The program can be entered line-by-line by using the memory (M) inspect/change command of TIBUG. The second column contains the memory addresses; the third column cotains the object codes to insert at those addresses.

If assembled, the program uses an AORG directive to load the program beginning at $FC20_{16}$ (with workspace pointer at $FC00_{16}$), and it uses an entry vector label on the END assembler directive. These allow the program to be loaded with the TIBUG L command without a bias specified, and then executed immediately with the TIBUG E command as shown below:

A Fluebenc Geseptulation, it Norks:

Program entry is at memory address $FC82_{16}$; this value must be in the program counter before re-executing the program. Note that the program checks the Operation Complete bit of the Command List to determine completion of the Command List. It also enters a timeout loop in case of failure to complete the command and set the Operation Complete bit. The use of a timeout routine is necessary as a regular programming practice to avoid hangups in case the command is not completed and the Operation Complete bit is not set.

PAGE 0002

0001	IDT /FLOPDEMO/
0003 FC20	AORG >FC20 PROGRAM LOAD ADDRESS
0004	*** *** *** *** *** *** *** *** ***
0005	** THIS PROGRAM IS A DEMONSTRATION OF THE TM 990/303A FLOREY
0006	** DISK CONTROLLER WITH A TM 220/101MA BOARD. THIS PROGRAM
0007	** ASSUMES THE FOLLOWING BUT CAN BE CHANGED TO USE OTHER
0003	** FORMATS:
0009	AN A PRODUCT 88 1 THE CONTROLLER IS CADLED TO ONE OF THE STANDARD
0010	AX OF CONTROLLED TO CHEED TO ONE OF THE STANDARD
0010	THE DELIGE DRIVES SOTTABLE FOR THIS CONTROLLER WITH
0012	** THE DRIVE OUTFERED HS USI. ** 2 NO INTEDUOTS TO THE HOST ADD CENEDATED FOR COMMAND
0012	** 2. NO INTERNOTIS TO THE HOST ARE GENERATED FOR COMMAND
0013	** COMPLETION.
0014	** 3. THIS PROUMAN CAN BE RE-EXECUTED CONTINUOUSLY WITH THE
0013	** OSER MARING EXPERIMENTAL MODIFICATIONS AS DESIRED. IF
0016	** OPERATION IS ONSOCCESSFOL CHECK JOMPERS ON CONTROLL
0017	** AND UN DISK DRIVE TO VERIFY FORMAT COMPATIBILITY.
0018	** 4. DISK FORMAT IS IBM STANDARD SIZE, AND THE CONTROLLER
0019	** BUARD IS JUMPERED THUSLY AT JIO, & JII.
0020	** SINGLE DENSITY IS SPECIFIED IN THE DISK DRIVE FORMAT
0021	** BLUCK BEGINNING AT MEMORY ADDRESS >FC34 (2D COLUMN).
0022	** THE USER CAN CHANGE THE FORMAT PARAMETERS IN THIS
0023	** BLOCK IF DESIRED (E.G., FOR MINI FORMAT), BUT JUMPER
0024	** ACCORDINGLY.
0025	** 5. IT IS SUGGESTED THAT A NEW DISKETTE BE USED FOR THIS
0026	** DEMO PROGRAM. ONLY ONE TRACK (SECOND TRACK) WILL
0027	** BE FORMATTED; THE FORMAT USED WILL BE IBM STANDARD.
0028	** 6. A TM 990/101MA BOARD IS USED WITH TIBUG IN LOWER MEM-
0029	** ORY, RAM IN UPPER MEMORY, OR A MEMORY BOARD WITH RAM
0030	** IN UPPER MEMORY AND A TM 990/101MA BOARD.
0031	** 7. A CHECK IS MADE FOR ERRORS IN COMMAND EXECUTION;
0032	** HOWEVER, NO ERROR CORRECTION ROUTINES ARE PROVIDED.
0033	** 8. DATA WILL BE WRITTEN TO THE FIRST SECTOR OF THE SECOND
0034	** TRACK ON THE DISKETTE. TAKE CARE THAT DATA WILL NOT
0035	** BE DESTROYED AT THIS ADDRESS.
0036	** 10/25/79 J.J.WALSH
0037	** 08/10/79 M.L.STRAIN
0038	*** *** *** *** *** *** *** *** *** ***
10 m m m	** * * * * * * * * * * * * * * * * * * *
0032	~~ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^
0039	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA
0039 0040 0041	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * * * * * * * * * * * * * * * * *
0039 0040 0041 0042	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 0004	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0046 000C	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * * *
0039 0040 0041 0042 0043 0008 0043 0008 0044 000A 0045 000B 0046 000C 0047	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0046 000C 0047	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * * * ** * * * * <tr< td=""></tr<>
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0046 000C 0047 0048 FC20 000F	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * * * ** * * * * <tr< td=""></tr<>
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0046 000C 0047 0048 FC20 000F 0049 FC22 FC34	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * ** * * * * ** * * * * <tr< td=""></tr<>
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0046 000C 0047 0048 FC20 000F 0049 FC22 FC34 0050 0051	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0045 000B 0046 000C 0047 0048 FC20 000F 0049 FC22 FC34 0050 0051 FC24 0101	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0045 000B 0046 000C 0047 0048 FC22 000F 0049 FC22 FC34 0050 0051 FC24 0101 0052 FC26 004D	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0045 000C 0047 0048 FC20 000F 0049 FC22 FC34 0050 0051 FC24 0101 0052 FC24 004D 0053 FC28 03E8	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0045 000C 0047 0048 FC20 000F 0049 FC22 FC34 0050 0051 FC24 0101 0052 FC26 03E8 0053 FC28 03E8 0055 FC20 05DC	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0044 0044 0045 0046 0045 0046 0046 0006 0047 0048 FC20 0006 0007 0049 FC22 FC34 0050 0051 FC24 0101 0052 FC24 0101 0053 FC28 0358 0054 FC20 0040 0055 FC22 0040 0055 FC22 0040 0051 0050 0051 0052 FC22 0051 0051 0052 0055 0052 0055	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * ** * ** * ** * ** * ** * ** * ** * ** * ** * ** * * ** * *
0039 0040 0041 0042 0043 0008 0044 000A 0045 000B 0045 000B 0045 000C 0047 0048 FC20 000F 0049 FC22 FC34 0050 0051 FC24 0101 0052 FC26 03E8 0054 FC2A 05DC 0055 FC2C 0DAC 0055 FC2C 03E8	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *
0039 0040 0041 0042 0043 0008 0044 0004 0045 0008 0046 0000 0047 0004 0048 FC20 000F 0049 FC22 FC34 0050 0051 FC24 0101 0052 FC26 004D 0053 0053 FC28 03E8 0054 0054 FC20 0DAC 0055 0055 FC2C 0DAC 0055 0054 FC2E 03E8 0054 0055 FC2C 0DAC 0055 0056 FC2E 03E8 0057 0057 FC30 0000 0055	** EQUATES, COMMAND LISTS, AND COMMAND LIST DATA *** * * * * * * * * * * * * * * * * *

FIGURE 2-11. DEMO PROGRAM TO READ TO/WRITE FROM DISK (SHEET 1 OF 6)

2-17

FLOPDEMOSDSMAC 3.2.078.27418:36:11THURSDAY, OCT 25, 1979.READ AND WRITE MESSAGE TO/FROM DISKETTEPAR

PAGE 0003

۰.

0060	* FIRST COMMAND LIST 1	DEFINE DISK FORMAT
0061 FC34 0000	CLIST1 DATA O	WORD O, CLEAR FLAGS
0062 FC36 0000	DATA O	WORD 1, CLEAR FLAGS
0063 FC38 1000	DATA >1000	WORD 2, DEFINE DISK FORMAT COMMAND
0064 FC3A 0000	DATA O	WORD 3, NOT NEEDED
0065 FC3C 0000	DATA O	WORD 4, NOT NEEDED
0066 FC3E 0000	DATA O	WORD 5, NOT NEEDED
0067 FC40 000F	DATA >000F	WORD 6, ADDRESS OF
0068 FC42 FC24	DATA FORMAT	WORD 7, FORMAT PARAMETERS ADDR
0069 FC44 800F	DATA >800F	WORD 8, CHAIN TO NEXT CMD LIST
0070 FC46 FC48	DATA CLIST2	WORD 9, NEXT CMD LIST ADDRESS
0071	* SECOND COMMAND LIST	FORMAT SECOND TRACK OF SIDE O
0072 FC48 0000	CLIST2 DATA O	WORD O, CLEAR FLAGS
0073 FC4A 0000	DATA O	WORD 1, CLEAR FLAGS
0074 FC4C 0900	DATA >0900	WORD 2, FORMAT TRACK COMMAND
0075 FC4E 8001	DATA >8001	WORD 3, FORMAT SECOND TRACK (01)
0076 FC50 0001	DATA >0001	WORD 4, SURFACE/SECTOR ADDRESS
0077 FC52 0000	DATA O	WORD 5, NOT NEEDED
0078 FC54 000F	BATA >000F	WORD 6, FIRST BYTE OF THE
0079 FC56 FD7E	DATA PATERN	WORD 7, ADDRESS OF FORMAT PATTERN
0080 FC58 800F	DATA >800F	WORD 8, CHAIN TO NEXT CMD ADDRESS
0081 FC5A FC5C	DATA CLIST3	WORD 9, NEXT CMD LIST ADDRESS
0082	* THIRD COMMAND LIST 0	WRITE TO DISKETTE
0083	* PHYSICAL STORAGE MODE	USED IN WORDS 3 AND 4
0084 FC5C 0000	CLISTS DATA O	WORD O, CLEAR FLAGS
0035 FC5E 0000	DATA O	WORD 1, CLEAR FLAGS
0086 FC60 0400	DATA >0400	WORD 2, WRITE TO DISK DS1 COMMAND
0087 FC62 8001	DATA 08001	WORD 3, (% 4) TRACK ADDRESS
0088 FC64 0001	DATA 20001	WORD 4, SURFACE/SECTOR ADDRESS
0089 FC66 0080	DATA 080	WORD 5, WRITE >80 BYTES (1 SECTOR)
0090 FC:68 000F	DATA DOOF	WORD 6, ADDRESS OF
0091 FC6A FD5C	DATA MESG	WORD 7, ADDRESS OF MESSAGE IN HOST
0092 FC&C SOOF	DATA >800F	WORD 8, CHAIN TO NEXT CMD LIST
0093 FC6E FC70	DATA CLIST4	WORD 9, NEXT CMD LIST ADDRESS
0094	* FOURTH COMMAND LIST	READ FROM DISKETTE
0095	* MASS STORAGE MODE USED	IN WORDS 3 AND 4
0096 FC70 0000	CLIST4 DATA O	WORD ON CLEAR FLAGS
0097 FC72 0000	DATA O	WORD 1, CLEAR FLAGS
0098 FC74 0300	DATA >0300	WORD 2, READ FROM DISK DS1 COMMAND
0099 FC76 0000	DATA O	WORD 3, (& 4) TRACK, SURACE AND
0100 FC78 0D00	DATA >ODOO	WORD 4, SECTOR ADDR - MASS STORGE
0101 FC7A 0080	DATA >80	WORD 5, READ THE SECTOR
0102 FC7C 0000	LATA O	WORD 6, NEW ADDRESS OF
0103 FC7E FD80	DATA FNLMSG	WORD 7, FINAL ADDRESS OF MESSAGE
0104 FC80 0000	DATA O	WORD 8, NO CHAINING

FIGURE 2-11. DEMO PROGRAM TO READ TO/WRITE FROM DISK (SHEET 2 OF 6)

FLOPDEMO SDSMAC 3.2.0 78.274 18:36:11 THURSDAY, OCT 25, 1979. READ AND WRITE MESSAGE TO/FROM DISKETTE PAGE 0004 0106 ** * * -8-¥ ¥ ¥ ÷ ¥ ¥ ¥ ¥ ¥ ¥ ¥ 0107 ** TASK AREA 0108 ** * * * ÷ ¥ * * * * ¥ * -¥-* * * ж. * 0109 ** ROUTINE TO SEND 3 COMMAND LIST ADDRESS BYTES 0110 ** TO DISK CONTROLLER MODULE THROUGH CRU 0111 ** 0112 FC82 02E0 START LWPI >FCOO DEFINE WORKSPACE POINTER FC84 FC00 0113 FC86 020C LI R12,>210 CRU SOFTWR BASE ADDR FC88 0210 0114 * INITIALIZE CONTROLLER THROUGH CRU 0115 FC8A 1D0E RESET CONTROLLER SBO 14 0116 FC8C 1E0E SRZ 14 RELEASE RESET, OPERATE * TEST CRU CONDITIONS; IF ACCEPT OR BUSY NOT ZERO, 0117 0118 * USE RESET TO CLEAR THESE (IN ACTUAL PRACTICE, 0119 * USE LOOP UNTIL BITS BECOME SET) 0120 FC8E 1F0B ACEP1 TB ACCEPT ACCEPT = ZER0?0121 FC90 13FE JEQ NO, LOOP UNTIL ACCEPT = 0 ACEP1 0122 FC92 1FOC BUSY1 TB BUSY YES, BUSY = ZERO?0123 FC94 13FE JEQ BUSY1 NO, LOOP UNTIL BUSY = 0 * SET UP ADDRESS OF FIRST COMND LIST IN R2 0124 0125 FC96 0202 R2,CMLST1+1 MSB'S IN SECOND BYTE L I FC98 FC21 0126 * FOR FIRST ADDRESS BYTE, COMMAND BIT = 1 0127 FC9A 1D08 SBO COMND COMMAND BIT A ONE 0128 FC9C 3232 LDCR *R2+,8 ADDR BYTE TO CRU 0129 FC9E 1D0A SBO CHE CAUSE INTERRUPT 0130 FCA0 1F0B ACCEPT ACCEP1 TB CONTR RECV BYTE? (ACCEPT=1?) 0131 FCA2 16FE ACCEP1 NO. LOOP UNTIL RECVD JNE YES, ACKNOWLEDGE THIS 0132 FCA4 1E0A SBZ CUE 0133 FCA6 1F0B ACCEP2 TB ACCEPT = 0?ACCEPT 0134 FCA8 13FE JEQ ACCEP2 NO, LOOP UNTIL ACCEPT=0 0135 FCAA 1E08 SBZ COMND COMMAND=0 FOR BYTES 2 & 3 0136 * SEND SECOND ADDRESS BYTE 0137 FCAC 3232 LDCR *R2+,8 ADDR BYTE TO CRU 0138 FCAE 1DOA CAUSE INTERRUPT SBO CUE 0139 FCB0 1F0B ACCEP3 TB ACCEPT. CONTR RECV BYTE? (ACCEPT=1?) NO. LOOP UNTIL RECVD 0140 FCB2 16FE ACCEPS. , INF 0141 FCB4 1E0A SB7 CUE YES, ACKNOWLEDGE THIS 0142 FCB6 1F0B ACCEP4 TB ACCEPT ACCEPT = 0?0143 FCB8 13FE JEQ. ACCEP4 NO, LOOP UNTIL ACCEPT=0 0144 * SEND THIRD ADDRESS BYTE 0145 FCBA 3212 LDCR *R2,8 ADDR BYTE TO CRU 0146 FCBC 1D0A SBO CUE CAUSE INTERRUPT 0147 FCBE 1FOB ACCEPS TB ACCEPT CONTR RECV BYTE? (ACCEPT=1?) 0148 FCC0 16FE JNE ACCEP5 NO. LOOP UNTIL RECVD 0149 FCC2 1E0A SBZ CUE YES, ACKNOWLEDGE THIS ACCEPT = 0?0150 FCC4 1F0B ACCEPT ACCEP6 TB NO, LOOP UNTIL ACCEPT=0 0151 FCC6 13FE JEQ. ACCEP6 0152** THIRD BYTE OF FIRST ADDRESS SENT 0153 ** SET UP COMMAND LIST 1 NUMBER IN ERROR MESSAGE 0154 FCC8 0205 ASCII SPACE AND 1 IN R5 R5,>2031 LI FCCA 2031 0155 FCCC C805 MOV R5,@WORD MOVE TO MESSAGE FCCE FD56

FIGURE 2-11. DEMO PROGRAM TO READ TO/WRITE FROM DISK (SHEET 3 OF 6)

FLOPDE READ A	emo And Wi	SDSMA RITE M	C 3.2 ESSAG	2.0 78.27 E TO/FRO	4 18:36:11 M DISKETTE	THURSDAY, OCT 25, 1979. PAGE 000)5
0157			** (LEAR FIF	ST WORD OF EA	ACH COMMAND LIST AND FINAL	
0158			** 1	IESSAGE L	OCATION IN CA	ASE THIS DEMO PROGRAM IS	
0159			** E	XECUTED	AGAIN AND AGA	AIN	
0160	FCDO	04E0		CLR	@CLIST1		
•	FCD2	FC34					
0161	FCD4	04E0		CLR	@CLIST2		
	FCD6	FC48					
0162	FCD8	04E0		CLR	@CLIST3		
	FCDA	FCSC				٠	
0163	FCDC	04E0		CLR	eclist4		
	FODE	FC70					
0164	FCEO	0450		CL R	RENI MOG	ZERO PREVENTS MESSAGE WRITE	
	FCED	FDQO			ar marians.		
0145	l Columbia	1 000	** C	ET UP EC	E FIRST WORD	OF FACH COMMAND LIST TO BE	
0166				E DEAD E	V TIMEOUT AND	D OPEDATION COMPLETE DOUTINE	
0100			×* E	NCOEMENT	NUMBED OF CO	D OFERMIION CONFLETE ROOTINE,	
0107			** 1	NUNERENI	ONE - COMMAN	D COMPLETEN	
0100			** (BIT V H	CONC - COMMENT	N CONFLETE) Sutting provinces the tuto prios process	
0169			88 N	IC ERROR	CURRECTION RU	UUTINE PROVIDED IN THIS DEMO PROGRA	414
0170	FUE4	0204		i 1	R4, CL15/1	SET OP IST LIST ADDR	
	FUES	FC34					
0171	FCE8	06A0		BL	@TIMOUT	GU TIME OUT	
	FCEA	FD20					
0172	FCEC	0540		INC	@WORD	INCREMENT WORD IN ERROR MESSAGE	
	FCEE	FD56					
0173	FCFO	0204		LI	R4,CLIST2	SET UP 2ND LIST ADDR	
	FCF2	FC48					
0174	FCF4	06A0		BL	@TIMOUT	GO TIME OUT	
	FCF6	FD20					
0175	FCF8	05A0		INC	@WORD	INCREMENT WORD IN ERROR MESSAGE	
	FCFA	FD56					
0176	FCFC	0204		LI	R4,CLIST3	SET UP 3RD LIST ADDR	
	FCFE	FC5C					
0177	FDOO	06A0		BL	@TIMOUT	GO TIME OUT	
	FD02	FD20					
0178	FD04	05A0		INC	@WORD	INCREMENT WORD IN ERROR MESSAGE	
	F006	FD56					
0179	FD08	0204		LI	R4,CLIST4	SET UP 4TH LIST	
	FDOA	FC70					
0180	FDOC	06A0		BL	@TIMOUT	GO TIME OUT	
	FDOE	FD20					
0181			** M	IESSAGE W	RITTEN TO DIS	SKETTE	
0182			** T	HEN READ	FROM DISKET	TE TO NEW HOST MEMORY LOCATION	
0183			** N	IOW WRITE	TO TERMINAL	FROM NEW HOST ADDRESS	
0184	FD10 FD12	2FA0 FD80	WRIT	E XOP	@FNLMSG,14	WRITE MESSAGE USING TIBUG	
0185	FD14 ED16	0460		В	e >80	BRANCH TO TIBUG, MISSION COMPLETE	
0184	• •		** F	RROR ROL	ITINES IE DEMO	ONSTRATION FALLS, SUGGEST THAT	
0197			- 34-34 L	ISER CHEC	K . HIMPER SET	TINGS TO SEE THAT THEY AGREE	
0188				UTH THE	FORMAT SELECT	TED (DEFAULT IS IBM STANDARD-	
0120			×.⊮_⊂		NOTTY CHECK	BOTH CONTROLLER AND DICK DRIVE	
0102	EDIO	2500		ANDLE DE	AERRMOG. 14	SEND EREAR MESSAGE	
OT NO		EDOE	LINNU	an Aug			
0191	EDIC	0440		P	a 580	RRANCH TO TIRUG FOR HERR INPUTE	
0 X 2 X	FDIE	0080		1.J.	See at Section	AND AND TO TRACE FOR COUNTERPOSE	
	· · · · · ·						

FIGURE 2-11. DEMO PROGRAM TO READ TO/WRITE FROM DISK (SHEET 4 OF 6)

FLOPDE READ #	emo And Wf	SDSMA RITE M	C 3.2.0 ESSAGE 1	78.2 10/FR	74 1 DM DIS	8:36:1 KETTE	1 1	HUR	SDAY	Y, 1	ост	25	, 1'	979.	•	ΡA	GE	0006
0193 0194 0195 0196			** COMM ** LIS1 ** COMP ** IF 1	AND F FOR LETIO	TIMEOU COMPL ON DOE JT OCC	T ROUT ETION S NOT URS OR	INE ANE OCC EF	: REA) AL: :UR I :ROR	ADS SO H WITH FOU	FII RUN HIN UND	RST S T A S , EI	WOI IMEI SPEI RROI	RD (R I) CIF R M(OF (N C/ IED ESS/	COM ASE TI AGE	MAN ME;	D	
0198	FD20	0205	TIMOUT	LI	R5,10		S	ετι	JP I	MAS	TER	CO	JNT	ER				
0199 0200 0201 0202 0203 0204 0205 0206 0206	FD22 FD24 FD26 FD28 FD28 FD26 FD26 FD26 FD26 FD30 FD32 FD34 FD36 FD38	000A 0706 0606 16FE COD4 1605 0605 16F9 020B FD18 045B 045B 0A13	TIMOU1 TIMOU2 TIMOU3 TIMOU4	SETO DEC UNE MOV UNE DEC UNE LI RT SLA	R6 R6 TIMOU *R4,R TIMOU R5 TIMOU R11,E R3,1	2 3 4 1 RROR	S L I L I N I S E L	ET U ECRU F NO F CO F CO F NO ET U EROF 0 WE	JP : Emer OT (AT OMPL COMP DT (JP E R RE	INNI NT WOI LETI PLE S, I ERRI ETUI	ER (INNI KEEF RD (E G(TE, GO - DR F RN ERI	COUI ER 1 P L(D F(D CI DE(THR) RETI (*R) ROR(NTEI COUI DOP DR I HECI CREI J II JRN L1) S ?	R ING COMF < EF MEN1 NNEF	R R R C R C R L	TIO R OUN OOP	N TER	
0209	FD3A	16FB		JNE	TIMOU	3	I	F YE	ES,	GŪ	TO	ER	ROR	EX	ŢΤ			
0210	FD3C	045B		RT			N	10-EF	ROF	R E	XIT	(*)	211)				
0211			** * * ** DEM:	8 8 1 MEC/		* *	÷	*	Ŧ	÷	¥	÷	¥	¥	*	¥	¥	×
0213			** * *	5 711_3. \$ \$	* *	* *	¥	¥	¥	¥	*	¥	¥	¥	¥	*	¥	*
0214			*****	ERRO	R MESS	AGE **	***	*										
0215	FD3E ED3E	OA OD	ERRMSG	BYTE	>0A,>	OD	L	INE	FE	ED (CAR	RIA	GE I	RETU	JRN			
0216	FD40 FD41 FD42 FD43 FD44 FD45 FD44 FD45 FD49 FD48 FD49 FD48 FD49 FD44 FD40 FD44 FD45 FD45 FD51 FD52 FD53 FD54 FD55	45 52 4F 52 20 49 4E 20 49 40 40 41 4E 44 20 40 53 54 20		TEXT	- ERRO	R IN C	OMM	IAND	1.15	ST	,							• .
0217 0218	FD56 FD58 FD59 FD54	0000 0A 0D 07	WORD	DATA BYTE	0 >0A,>	0D,>07	, h	IORD	NUI	1BEI	R Pl	_ACI	ED I	HERE				
0219	FD5B	00		BYTE	0		E	ND-(0F-1	MES	SAG	E DI	ELI	MITE	ER			

FIGURE 2-11. DEMO PROGRAM TO READ TO/WRITE FROM DISK (SHEET 5 OF 6)

FLOPDEMO READ AND W	SDSMA	C 3.2.0 ESSAGE	78.21 10/FR	74 18:36:11 OM DISKETTE	THURSI	ОАҮ, ОСТ 2	5, 1979.	PAGE	0007
0221		****	MESS	AGE TO WRITE	AND REA	AD TO/FROM	DISKETTE	*****	¥
0222 FD5C			EVEN						
0223 FD5C	ΟA	MESG	BYTE	>OA,>OD	LINE F	FEED/CR			
FD5D	OD								
0224 FD5E	43		TEXT	<pre>'CONGRATULAT</pre>	IONS, I	T WORKS! 4			
FD5F	4F								
FD60	4E								
FD61	· 47					÷			
FD62	52								
FD63	41								
FD64	54								
FD65	55								
FD66	4C								
FD67	41								
FD68	54								
+ FD69	49								
FD6A	41-								
FD0B	46								
FD60 ED4D									
	20								
FDGE	20								
FUOF 5070	47								
F1070	20								
ED71	57								
FD72	4F								
FD74	52								
ED75	4B								
FD76	53								
ED77	21								
0225 FD78	ΟA		BYTE	>0A,>0D,>07,	>07				
FD79	OD								
FD7A	07								
FD7B	07								
0226 FD7C	00		BYTE	0	END-OF	-MESSAGE	DELIMITER		
0227 FD7E	FFFF	PATERN	DATA	SFFFF	FORMAT	SECTORS	WITH ALL C	INES	
0228	FC82	FNLMSG	END	START	BEGINN	AING OF ST	ORED MESSA	1GE	
NO ERRORS,	NC) WARNI	IGS						

FIGURE 2-11. DEMO PROGRAM TO READ TO/WRITE FROM DISK (SHEET 6 OF 6)
SECTION 3

COMMUNICATING WITH THE TM 990/303A DISK CONTROLLER

3.1 GENERAL

This section describes the methods for communication between a host microcomputer and the TM 990/303A disk controller. This section is designed to help the user construct the device service routine (DSR) for handling the storage and retrieval of data to and from the TM 990/303A. Included are the following means of communication:

- 1. Initial contact through Communication Register Unit (CRU) (section 3.3)
- 2. Communication via Command List in host memory (section 3.4)
- 3. Interrupts to both controller (section 3.2) and host (section 3.5)
- 4. Bootstrap load at powerup (section 3.6)

Initial method of communication would be through the CRU (1 above) or bootstrap load at powerup (4 above). Using the CRU, explained in section 3.3, a 20-bit address is passed to the disk controller; this is the address in host memory of a ten-word block that defines a command for the controller to execute. This ten-word block is called the Command List and is used to transfer command data to the controller and return status and error data to the host. Command data to the controller includes the number of bytes to transfer, data addresses in host memory and diskette, and the chaining address of the next Command List to be executed. The controller accesses the Command List via direct memory access. The controller executes the command in the Command List and reports back completion status (successful completion, error completion, etc.) via the same Command List written back to host memory. Communications through the Command List in memory is explained in detail in section 3.4.

The disk controller also can indicate command completion (successful or otherwise) via a dedicated interrupt. The specified interrupt level must be jumpered at the disk controller, and the host is responsible for enabling the interrupt at the CRU interface, in the Command List, at the host TMS 9901 interface, and at the host microprocessor interrupt mask. Interrupts to the host are covered in section 3.5.

Some transactions through the Command List require the use of data placed in other host memory blocks. A series of Command Lists can be "chained" by giving the memory address of the next Command List in the last two words of the present Command List; thus, one beginning Command List address entered through the CRU can be used to start execution of a series of commands defined in a series of Command Lists, each list located in its own memory location. If one command in the chain is terminated unnaturally, execution of the present command and future commands in the chain is terminated.

If jumpered, a bootstrap load can be initiated at powerup. In this case, the disk controller receives the Command List from a sector on a formatted diskette. This Command List usually is used to initialize the system and is explained in section 3.4.

3.2 CONSIDERATIONS

- 1. If an error occurs during a command to the disk controller, the executing command is terminated. If the command was part of a "chain" of commands, termination of this command also terminates the other commands in the chain. ("Chaining" is where the address of the next Command List is obtained from the previous Command List, etc.) Thus, it is recommended that an interrupt be issued at the end of every command to allow an interrupt service routine to determine corrective action should operation be terminated other than successfully.
- 2. Interrupt service routines at the host as a result of command completion should consider the following:
 - Maintenance by the host microcomputer of a Command List address table pointer showing the address of the just-completed Command List so that errors can be monitored by the interrupt service routine.
 - Error handling routines.
 - Reenabling of interrupts at the host CRU, TMS 9901, and microprocessor as well as specifying interrupts in the Command List.

Interrupts and interrupt service routines are covered in more detail in section 3.5.

3. Take care when writing to controller memory (e.g. via the Write Controller Memory command) in that parts of controller memory are reserved for functions such as memory mapping. The only areas of controller RAM that can be written to are from address $FC00_{16}$ to $FFFF_{16}$. See Figure 3-1.



FIGURE 3-1. DISK CONTROLLER MEMORY MAP

- 4. Should the controller become "locked up," recovery would be thru writing a one to the RESET bit on the CRU; issuing a Reset Command would be ineffective while the controller is locked up.
- 5. Because the disk controller writes to an image of the Command List, setting error and status bits as dictated, the host should intialize these bits to zeroes when building the list.
- 6. Completion of a command by the controller can be determined by the host by checking the Operation Complete bit of word 0 in the Command List. However, it is possible that the controller can inadvertently "lock up" during operation and never set the Operation Complete bit. Because of this, a timeout routine should also be used that would transfer host control to a recovery routine should the controller not complete its command in a proper time period. Such a timeout routine is shown in the demonstration program in Section 2 (Figure 2-11, starting at source line 193). In the routine, a continuous check is made of word 0 which has been initialized to all zeroes. If this state does not change (command completion will set one or more bits in the word) during the specified time period, host control is transferred so that a recovery can be made (instead of a lockup). See the next consideration below.
- 7. Code passed to the disk controller for controller execution must be thoroughly tested beforehand. The controller could become inadvertently "locked up" by writing to sensitive CRU or memory locations. (The host could check for a "locked up" situation via a timeout operation. Recovery could be through the RESET bit on the CRU interface.)
- 8. Care must be taken when passing code to the disk controller then commanding the controller to execute the code (Execute Controller Memory command). The passed code must not be position dependent in that relocatable portions are not relocated during the Write Controller Memory command such as that done by a relocating loader.
- 9. Do not read or write across 64 K memory boundaries (this consideration applies to systems using extended addressing). Instead, use multiple writes to write across such boundaries. For example, to write from diskette to host memory space $FC00_{16}$ to $101FE_{16}$, execute two writes -- one to $FC00_{16}$ to $FFFE_{16}$ and a second to 10000_{16} to $101FE_{16}$.
- 10. The controller can be used with different disk formats, and the user must be aware of changes in hardware as well as software when changing controller use from one format to another. For example, when changing from a standard-size diskette drive to a mini diskette drive, the user can specify the new format in software using the Define Drive command; however, he also must make jumper setting changes on the TM 990/303A board (i.e., change jumpers J10 and J11 from the STD setting to the MINI setting).
- 11. The onboard memory of the TM 990/100M or TM 990/100MA microcomputer cannot be accessed via DMA and <u>must not</u> be in the memory map of the expansion memory.
- 12. The TM 990/303A can be used with the TM 990/100M, TM 990/100MA, or TM 990/ 101MA microcomputer modules. If the TM 990/303A is to be used with the TM 990/101M module, the board PCB must be at revision B or later. Board revision level is shown on the non-component side following the PCB number

BD 994725-1. For example, PCB number BD 994725-1 A (B) or BD 994725-1 B are at the correct revision level; however, BD 994725-1A is not at the correct revision level. See section 1.1 for detail information.

- 13. Although each make of drive uses one of two diskette sizes (standard or mini), there are significant differences between the two. Therefore, it is not recommended to that a system configuration contain drives of different makes or models.
- 14. A full 65 K bytes of data cannot be transferred to or from the disk because the byte count is contained in a 16-bit word. The maximum length of data that can be transferred to or from the disk is $FF80_{16}$ for IBM single density, $FF00_{16}$ for IBM double density, and $FF60_{16}$ for TI double density.
- 3.3 COMMUNICATION THROUGH THE CRU (Software Base Address 21016)

Initial communication between the host and disk controller is through the CRU in which the disk controller is told the address of the Command List to be executed. The transfer of this address is via three data transfers in which



FIGURE 3-2. CRU INTERFACE AND TIMING

one address byte is sent to the controller in each transfer. Three bytes contain the Command List address (in the order sent):

- Four zeroes followed by the most significant four bits of the 20-bit address. If a memory board with extended addressing capability is used, set these bits to the value as mapped.
- The most-sigificant eight bits of the low-order 16 bits.
- The least-significant eight bits of the low-order 16 bits.

This communication is via 16 CRU bits starting at CRU software base address 0210_{16} as specified in a PROM at socket U13. (CRU software base address is the entire contents of R12.) The user can program his own PROM for an alternate address and insert it in this socket (this is described in Appendix E).

Figure 3-2 shows the signals, signal timing, and data bits that are output to and input from the disk controller over the CRU.

	To Disk	CRU	Bit and (Softwar	From Disk				
	Controller	Hardv	vare Base A	Address	ses)	Control	Ler		
			<u>.</u>	(000	100)				
	LSB			(200,	100)	0			
						0			
	Command					0			
	List					0			
	Address					0			
						0			
	•			(0			
	MSB			<u>(20E,</u>	$\frac{107}{100}$	0			
Ť	LSB	Hdwr	r Base + 0	(210,	108)	0			
	· T		1			0			
	Command		2			0			
	List		3			0			
	Address		4			0			
			5			0			
	Ļ		6			0			
CRU	MSB		7			0			
Bits	COMMAND		8			0			
Uşed	0		9			0			
	CUE		10			0			
	0		11			ACCEPT			
	0		12			BUSY			
	INTERRRUPT E	NABLE	13			0			
	RESET		14			0			
ł	0	Hdwr	Base + 15	(22E,	117)	INTERRUPT	ISSUED		
	COMMAND			(230,	118)	0			
	0					0			
	CUE					0			
	0					ACCEPT			
	0					BUSY			
	INTERRRUPT E	NABLE				0			
	RESET					0			
	0			(23E,	11F)	INTERRUPT	ISSUED		

FIGURE 3-3. 32-BIT CRU INTERFACE BLOCK AS SHIPPED FROM FACTORY

DISK CONTROLLER

HOST

1. Initial Setup: a. Set CRU software base address in R12 b. Set counter of address bytes to 3*. c. Wait until BUSY & ACCEPT are zeroes 2. Set COMMAND bit to one (next data byte is first of three bytes of address) 3. Load data byte (address byte) onto CRU 4. Set CUE bit to cause interrupt to disk controller (INT1-) 5. Is COMMAND bit a one? (1st byte is being sent?) 6. If yes, set interrupt mask, set BUSY bit to a one, and set byte counter to 3*. 7. Store 1st byte. 8. Set ACCEPT bit to one. 9. Is ACCEPT bit a one? If no, wait. 10. If yes, set CUE to zero. Set COMMAND bit to zero. 11. Is CUE a zero? 12. If yes, set ACCEPT to zero. 13. Decrement counter (to 2). 14. Is ACCEPT a zero? If no, wait. 15. If yes, decrement counter (to 2). 16. Load 2d byte on CRU; set CUE. 17. Is CUE a one? 18. If yes, check COMMAND; if COMMAND is a one, return to step 6. 19. If COMMAND a zero, store 2d byte. 20. Set ACCEPT to one. 21. Is ACCEPT a one? If no, wait. 23. Is CUE a zero? 22. If yes, set CUE to zero. 24. If yes, set ACCEPT to zero. 25. Decrement counter (to 1). 26. Is ACCEPT a zero? If no, wait. 27. If yes, decrement counter (to 1). 28. Load 3d byte on CRU, set CUE. 29. Is CUE a one? 30. If yes, check COMMAND; if COMMAND is a one, return to step 6. 31. If COMMAND a zero, store 3d byte. 32. Set ACCEPT to one. 33. Is ACCEPT a one? If no, wait. 34. If yes, set CUE to zero. 35. Is CUE a zero? 36. If yes, set ACCEPT to zero 37. Decrement counter (to 0). 38. Counter = 0, so exit. BUSY bit is set. 39. Is ACCEPT a zero? If no, wait. 40. If yes, decrement counter (to 0); exit.

*NOTE: When (either) counter reaches zero, routine is exited.

FIGURE 3-4. COMMUNICATION BETWEEN THE HOST AND DISK CONTROLLER TO STORE COMMAND LIST ADDRESS THROUGH THE CRU The CRU addressing scheme for each TM 990/303A takes up 32 bits of CRU address space; however, the user need use only 16 bits as explained earlier and in Figure 3-2. Figure 3-3 shows these 16 CRU bits in relation to the 32-bit block being addressed starting at CRU software base address 200_{16} . Note that because address line A11 is not used and A10 selects between the lower 8 CRU bits and upper 8 CRU bits, each 8-bit section is repeated; thus, the middle 16 bits can be used to have a contiguous 16-bit addressing scheme.

Figure 3-4 shows the "handshaking" between the disk controller and host to effect the transfer of the Command List Address. Figure 3-5 is example of code to make the transfer. In Figure 3-2, a software base address of 210_{16} is used (hardware base address 108_{16} as shown in the 32-bit CRU block in Figure 3-3). The middle 16 bits of the 32-bit CRU address block are used; the first and last 8 bits are reserved.

3.3.1 Output to Disk Controller Over CRU (Figure 3-2)

* EQUATE MNEMONICS COMND EQU 8 DISPLACEMENT ON CRU FOR COMMAND BIT DISPLACEMENT ON CRU FOR CUE BIT CUE EQU 10 ACCEPT EQU 11 DISPLACEMENT ON CRU FOR ACCEPT BIT EQU 12 DISPLACEMENT ON CRU FOR BUSY BIT BUSY * BYTE STORAGE FOR COMMAND LIST ADDRESS BYTE >OF, >FE, OO 3 ADDRESS BYTES (COMMAND LIST ADDRESS) ADDR * LOAD CRU SOFTWARE BASE ADDRESS IN REGISTER 12 LI R12,>210 * SET UP COUNTER TO COUNT THREE BYTES LI R1,3 * BUSY & ACCEPT MUST BE ZEROES BEFORE CONTINUING ACCEP1 TB ACCEPT ACCEPT = ZERO? JEQ ACCEP1 NO, LOOP BUSY1 TB BUSY BUSY = ZERO? JEQ BUSY1 NO, LOOP * LOAD ADDRESS OF THREE BYTES OF COMMAND LIST ADDRESS LI R2,ADDR ¥¥ ****** ROUTINE TO SEND THREE ADDRESS BYTES ** OF COMMAND LIST THROUGH CRU ** * FOR FIRST BYTE, SET COMMAND BIT TO 1 (MEANS 1ST BYTE BEING SENT) SBO COMND LDCR *R2+,8 ADDR BYTE TO CRU LDBYTE SBO CUE CAUSE INTERRUPT TO DISK CONTROLLER ACCEPT DISK ACKNOWLEDGES BYTE RECEIVED???? TB ACCEP2 JNE ACCEP2 NO, LOOP UNTIL CONTROLLER SETS ACCEPT TO ONE SBZ CUE YES, ACKNOWLEDGE CONTROLLER SETTING ACCEPT BIT COMND SBZ FIRST BYTE SENT, COMMAND = 0 LAST 2 BYTES ACCEP3 ΤB ACCEPT CONTROLLER RETURNS ACCEPT BIT TO ZERO??? JEQ ACCEP3 NO, LOOP UNTIL CONTROLLER SETS IT TO ZERO DEC R1 YES, THIRD BYTE SENT???? (R1 EQUALS ZERO?) JNE LDBYTE NO, LOOP, LOAD ANOTHER BYTE ON CRU YES, CONTINUE • •

FIGURE 3-5. PROGRAM TO PASS COMMAND LIST ADDRESS

3.3.1.1 Command List Address (Bits 0-7). This is the address in host memory of the Command List. The Command List must be located in host memory on an even byte boundry (LSB of the address a zero).

3.3.1.2 COMMAND Bit (Bit 8). Set the COMMAND bit to a logical one for transfer of the first byte of the Command List address, and set it to a logical zero for the second and third bytes of the Command List address. The COMMAND bit is valid only when the CUE bit (bit 10) is a logical one.

3.3.1.3 CUE Bit (Bit 10). Causes an interrupt to INT1- of the disk controller to initialize CRU data transfer. Checked as CRU bit during transfer of bytes two and three of Command List address over CRU.

3.3.1.4 INTERRUPT ENABLE Bit (Bit 13). Set this bit to a logical one to permit the disk controller hardware to issue interrupts to the host as directed by the Command List. Set this bit to a logical zero to clear the INTERRUPT ISSUED bit (bit 15). During interrupt-driven operation, this bit is normally set to a one to enable interrupts, then a zero to clear the INTERRUPT ISSUED bit (bit 15), then a one to re-enable interrupts. The host is also responsible for enabling interrupts at both the host TMS 9901 and microprocessor, for specifying in the Command List (word 2) that an interrupt is wanted at command completion, and for properly jumpering J3 for the correct interrupt level.

3.3.1.5 RESET Disk Controller Bit (Bit 14). Set this bit to a logical one to cause an unconditional reset of the disk controller (same as a powerup reset but <u>not</u> the result of the RESET switch toggled). This could be used to recover from a software "lockup" of the controller. <u>After resetting the controller</u>, <u>set (toggle) RESET to a zero to allow normal operation to resume</u>. RESET causes execution of the following:

- 1. Disable interrupts.
- 2. Turn off the Write gate.
- 3. Unload head from disk surface.
- 4. Set BUSY bit on CRU interface (bit 12) to logical one.
- 5. Set up to receive CUE interrupt at CRU.
- 6. Initialize workspace address for timer routine.
- 7. Clear status flags.
- 8. Indicate track position unknown.
- 9. Perform controller RAM test.
- 10. Perform checksum test on ROM contents.
- 11. Check accuracy of TMS 9901 timer.
- 12. Turn on LED DS1.
- 13. Set up CRU interface to receive commands.
- 14. Enable interrupts on controller.
- 15. Set BUSY bit on CRU interface (bit 12) to logical zero.
- 16. Enter an idle loop, wait for an interrupt (for example, interrupt on CRU specifying Command List address is at CRU).

3.3.2 Input From Disk Controller Over CRU (Figure 3-2)

3.3.2.1 ACCEPT Bit (Bit 11). A logical one sensed at this bit indicates that the disk controller has recognized the enabled CUE bit and has read the COMMAND bit and address bits. The ACCEPT bit can be set to a one only if the CUE bit is a one and can be set to a zero only if the CUE bit is a zero; this means that the ACCEPT bit can change state only if the CUE bit has already been changed to that state. 3.3.2.2 BUSY Bit (Bit 12). A logical one sensed at this bit indicates that the disk controller is currently executing a command and is unable to accept a new command. This bit will be a zero when the disk controller is not executing a command and is awaiting further command input. The BUSY bit should not be tested to determine if the disk controller has completed a command; instead, check the OPERATION COMPLETE bit in the first word of the command's Command List for this status. The BUSY bit should be a zero before addressing the CRU to transfer the Command List address.

3.3.2.3 INTERRUPT ISSUED Bit (Bit 15). A logical one sensed at this bit indicates that the disk controller has issued an interrupt. This bit is cleared by writing a zero to the INTERRUPT ENABLE bit (bit 13). Clearing this bit and re-enabling the interrupt should be part of the interrupt service routine (see paragraph 3.3.1.4).

3.4 COMMUNICATION THROUGH MEMORY (COMMAND LIST)

The Command List is another means of communication between the disk controller and the host microcomputer. This list is a ten-word block, shown in Figure 3-6, of system memory that is accessed by the host directly and by the disk controller via direct memory access. The address of this block is given to the disk controller via the CRU as explained in section 3.3 or via the last two words of the presently executing Command List ("chaining").



Do not place the Command List in ROM. It is important that the disk controller write back to the Command List showing errors, command completion, etc. The Command List must be in RAM.

A summary of the Command List (Figure 3-6) is as follows:

- Word 0: Disk Controller Primary Status. This contains three data bits designating that the disk controller has completed its operation (OC, bit 0), or that at least one of several errors occurred (ER, bit 1), or that the controller issued an interrupt upon completion (IO, bit 2). There are also four bits explaining status of the errors incurred by the disk unit and a bit indicating the error indicator is in word 1; other error status bits are in Word 1. (Section 3.4.1.)
- Word 1: Disk Controller Secondary Status. This contains 13 bits indicating disk status and disk-type data (e.g., number of sides, diskette size, diskette format) from the disk drive as well as errors incurred by the disk unit. When an error is reported in this word, the unit error bit (bit 15) in Word 0 is set. (Section 3.4.2.)

NOTE

The status bits (8 to 15) do not represent the format specified by the Define Format command (command 10). Instead, these bit values are the values read via hardware on connector P4 (from the disk drive) and at jumpers J8 and J9. Only J8 is monitored by the controller -for the bootstrap load function. J9 is not monitored by the controller, but its setting will be reflected in bit 10 of word 1 (if jumpered, a one).

- Word 2: Command and Disk Unit ID: This word contains an eight-bit code for a command to the disk controller, two bits identifying which disk controller is to answer the command, and a flag field specifying additional command data to the disk controller. (Section 3.4.3.)
- Words 3 & 4: These two words contain the storage address of the diskette data addressed. (Section 3.4.4.)
 - Word 5: This word contains the number of bytes to be transferred. This will be an even number with bit 15 forced to zero. This transfer count must be a multiple of a sector length (Section 3.4.5).
- Words 6 & 7: These two words contain the 20-bit memory address of (1) the data to be transferred to disk or (2) the location of a list which is used by some commands. (Section 3.4.6.)
- Words 8 & 9: These two words contain the 20-bit memory address of the next Command List address. (Section 3.4.7.)

NOTE

Because the disk controller writes into the Command List to indicate the status of command completion, all bits of the Command List should be initialized by the host to a proper value (i.e., set all status and error bits to zeroes).



Word 1: Secondary Status



Word 2: Command to Disk Drive



FIGURE 3-6. TEN-WORD COMMAND LIST (Sheet 1 of 2)

15

Bit 0: 1 = Mass storage mode, 0 = Physical storage mode

Word 4: Storage Address (Least Significant Word)



Word 5: Byte Count

0



Word 6: Memory Address (Most Significant Word)



Word 7: Memory Address (Least Significant Word)



Word 8: Next Command Chain Address (Most Significant Word)



Bit 0: 1 = Chaining, 0 = No chaining

Word 9: Next Command Chain Address (Least Significant Word)



FIGURE 3-6. TEN-WORD COMMAND LIST (Sheet 2 of 2)

3.4.1 Word 0, First Status and Error Indicator Word





3.4.1.1 Word 0, Bit 0, Operation Complete (OC). This bit is set when the command (in word 2) has been completed successfully or has been terminated as the result of a an error (error causes are decoded by bits in words 0 and 1). Monitor this bit to determine command completion (rather than the BUSY bit which remains on for all commands).

3.4.1.2 Word 0, Bit 1, Error Occurred (ER). This bit is set when a command is terminated because of an error. Cause of the error is indicated by the error bits in words 0 (bits 9, 11, 12, and 14) and 1 (bits 5, 6, or 7). Since error indicators are in both words 0 and 1, monitor bit 15 of word 0 (UE); if a one, the enabled error indicator is in word 1; if a zero, the enabled indicator is in word 0.

3.4.1.3 Word 0, Bit 2, Interrupt Occurred (IO). When set, the disk controller had issued an interrupt to the host upon command completion. The interrupt enable bit on the CRU (CRU bit 13) must be set to a one and the Interrupt Enable (IE) flag in List Word 2 must be set to enable interrupts. After an interrupt occurs, interrupts must be cleared and re-enabled by setting the CRU Interrupt Enable bit to a one, then a zero, and then a one. Level of the interrupt is jumper selectable at jumper J3 as explained in Table 2-1.

NOTE

The following bits in word 0 (bits 9 and 11 to 15) and bits 5, 6, and 7 in word 1 explain errors. The Error bit (bit 1) will be set and the command will terminate if one of these error indicators are set. Bit 15 of word 0 in dicates whether the set error bit is in word 0 (bit 15 a 0) or word 1 (bit 15 a 1).

3.4.1.4 Word 0, Bit 9, Data Error (DE). This bit is set when an error occurs during the reading of the data field when executing a Read Data command (command 03) or when executing a Read Deleted Data command (command 0A) or during the reading of the ID field when executing Read ID command (command OC). A data error occurs when the calculated cyclic redundancy check (CRC) word does not match the precalculated CRC value written on the disk for the respective field. Before a command is terminated because of this error, four attempts to correctly read the data will be made. This error sets the ER bit (word 0, bit 1) and terminates the command. 3.4.1.5 Word 0, Bit 11, Disk ID Error (ID). This bit is set when an unsucessful search is made by the disk controller for the track ID in the header area of each sector. Five tracks will be searched for this header, and four tries will be made at each track. This error sets the ER bit (word 0, bit 1) and terminates the command.

3.4.1.6 Word 0, Bit 12, Overrun Error (OV). This bit will be set if the DMA interface cannot transfer data at the rate required by the disk controller. This error will occur during execution of the Read Data or Write Data commands (specified in Word 2). This error sets the ER bit (word 0, bit 1) and terminates the command.

3.4.1.7 Word 0, Bit 14, Search Error (SE). This bit is set when the disk controller fails to read a data field in 3 to 5 milliseconds after the track and sector ID field has been read (could be bad track format-check jumper settings on controller and disk drive, they should match the desired drive format). This error sets the ER bit (word 0, bit 1) and terminates the command.

3.4.1.8 Word 0, Bit 15, Unit Error (UE). This bit is a logical OR of the error indicators in word 1 (i.e., if any of the three errors indicated in word 1 are active, this indicator is set). This error also sets the ER bit (word 0, bit 1), which allows the host to more quickly determine system error. If the ER bit is set, a check of the UE bit will indicate whether to scan word 1 for the error (UE bit set) or to scan word 0 for the error (UE bit reset). This error indication sets the ER bit (word 0, bit 1) and terminates the command.

3.4.2 Word 1, Second Status and Error Indicator Word



3.4.2.1 Word 1, Bit 0, Unit Off Line Status (OL). This bit indicates that the DRIVEREADY- signal is not active (drive not ready). This signal becomes active (drive is ready) by the diskette being placed in a drive and both of the following:

- power is applied to the drive, and
- two index holes have been sensed.

The DRIVEREADY- line is disabled whenever the power is cycled, the door is opened, diskette removed, or side 1 (vs. side 0) of a single-sided diskette is selected, and consequently the OL bit is reset. This error sets two error bits (ER bit in word 0, bit 1, and the UE error in word 0, bit 15) and terminates the command.

3.4.2.2 Word 1, Bit 2, Write Protect Status (WP). This status bit will be set when an attempt is made to write to a diskette that has been write protected. Data cannot be written to a write-protected diskette. Figure 3-7 shows the write-protect tab locations. A diskette is write protected when:

- the write protect tab is removed from a standard-sized diskette
- the write protect tab is installed on a mini-sized diskette.

3.4.2.3 Word 1, Bit 5, Seek Incomplete Error (SI). This bit will be set after failure to sense a signal stating that the disk access arm reached the position over track 00 after completion of a Restore command. To see if this error can be overcome, issue another Restore command; if this seek is then successful, the SI bit will be reset. This error sets two error bits (ER bit in word 0, bit 1, and the UE error in word 0, bit 15) and terminates the command.

3.4.2.4 Word 1, Bit 6, Self Test Error (ST). This bit is set when an error occurs during the running of the controller self test. This diagnostic is executed by the Controller Test command (command code 01). This error sets two error bits (ER bit in word 0, bit 1, and the UE error in word 0, bit 15) and terminates the command.

3.4.2.5 Word 1, Bit 7, Bad Command Error (BC). This bit is set when an attempt is made to execute an invalid command (code not recognized) or execute a command with an invalid disk storage address. Examples are:

- mass storage address is not on a sector boundry
- the mass storage address is too large
- an illegal disk is defined in the parameter table such as single density TI

Disk storage address is contained in words 3 and 4 of the Command List and is computed as explained in section 3.4.4. This error sets two error bits (ER bit in word 0, bit 1, and the UE error in word 0, bit 15) and terminates the command.





STANDARD SIZE DISK WRITE PROTECT TAB -----

Note:

For standard drives, remove tab for write protect. For mini drives, attach tab for write protect.

FIGURE 3-7. WRITE PROTECT TAB ON DISKETTE

3.4.2.6 Word 1, Bits 8 to 15, Drive Status. With bit 15 a spare (see below), bits 8 to 14 indicate specifications and status of the disk drive and diskette as seen by the disk controller. Some reflect the position of jumper-selectable options on the disk controller board. These bits indicate the following:

3.4.3 Word 2, Commands, Flags, and Disk ID



3.4.3.1 Word 2, Bits 0 to 7, Command Code. These bits contain the command to be executed by the disk controller. These command bytes are listed in Table 3-1 and explained in detail in Table 3-2.

3.4.3.2 Word 2, Bit 8, Interrupt Enable Flag. When set to one, the disk controller will issue an interrupt to the host when the command is either successfully or unsuccessfully completed. This is the preferred method of command completion since it allows the host to determine corrective action should the command be terminated without successful completion. Interrupts are covered more in detail in section 3.5.

3.4.3.3 Word 2, Bit 9, Data Verify Flag. The Data Verify flag pertains only to read and write commands. If set to one during a read command, data is read again from the diskette and compared to the data stored in host memory during the first read. If the bit is set during a write command, the controller performs a read-after-write and verifies the data written to diskette. A comparison error will set the Data Error flag (bit 9, word 0).

3.4.3.4 Word 2, Bits 14 & 15, Disk ID. These two bits contain the binary ID number of disk units 0 to 3, indicating which disk unit will be acted upon by the Command List. Connections to the disk drives of signals DSELECT1- to DSELECT4- from the disk controller select the specified drive. A jumper at the disk drive must correspond to the disk ID as follows: ID 00 corresponds to drive jumpered to DS1, ID 01 to DS2, ID 10 to DS3, and ID 11 to DS4.

TABLE 3-1. SUMMARY OF COMMANDS TO DISK CONTROLLER

Command	
(Hex)	Meaning
00	Store Status Command. Stores the diskette and disk drive status into a specified host memory location.
01	Controller Test Command. Executes disk controller self test.
02	Reset Command. Resets the controller.
03	Read Data Command. Reads data from diskette in sector blocks.
04	Write Data Command. Writes data to diskette in sector blocks.
05	Bootstrap Load Command. Causes the controller to execute a bootstrap load (executes a Command List at a predefined disk sector).
06	Read Controller Memory. Reads data from controller memory; writes it to host RAM.
07	Write Controller Memory. Writes data from host memory to controller RAM.
08	Execute Controller Memory. Causes controller to branch to a controller memory location as if it was the start of a two-word vector address of a BLWP instruction. The controller then executes the code at those vectors.
09	Format Track Command. Causes one track of diskette to be formatted according to specified or default format parameters.
OA	Read Deleted Data Command. Read data from a deleted sector.
OB	Write Deleted Data Command. Writes data to sector(s) and designates sector(s) as deleted sector(s).
0C	Read ID Command. Read ID field at specified track and sector
OD	Read Unformatted Command. Starting at a specified track and sector, read specified number of bytes without respect to data and control fields.
OE	Seek Command. Places read/write head at specified physical track of diskette.
OF	Restore Arm Command. Places read/write head at track 00.
10	Define Drive Command. Specifies characteristics of the diskette (e.g., mini or standard size, number of surfaces, disk density), and disk drive (e.g., step time, step settling time, head load and unload time), and format (e.g, number of tracks, sync type, sector interlace factor, bytes per sector, sectors per track).

TABLE 3-2. COMMANDS TO DISK CONTROLLER IN WORD 2

Command Code (Hex)	Meaning
00	Store Status Command. A 16-byte block of disc controller RAM is used to store a list of parameters describing the disk drive and diskette used. These parameters are default values or as specified by the Define Disk Drive command (10). The Store Status command reads these parameters into host memory at the host address specified in words 6 and 7 of the command list. It is <u>not</u> necessary to specify the controller memory address in words 3 and 4, <u>nor</u> specify the byte count in word 5. The parameter list in controller RAM can be changed by the Define Drive command.
01	Controller Test Command. This causes the controller self test to execute. This test is contained in controller firmware and consists of a checksum test on the firmware in addition to a test of the TMS 9901 timer and RAM. The RAM test consists of a walking one, walking zero, and non-destructive read/write. The timer test consists of timer operation, timer verification, and timer interrupt. If an error occurs during this self test, the Self Test error bit (ST, bit 6 in word 1) will be set.
02	Reset Command. The Reset command performs the same steps as for a reset request through the floppy disk controller CRU interface (bit E as explained in section 3.3.1.5) except that (1) a bootstrap load is not performed even though this operation is jumpered, and (2) a controller test is performed (same as Controller Test command above). Naturally, this command cannot bring the controller out of a "locked up" condition as commands cannot be sent to the controller when this condition exists. Recovery would be via the CRU RESET bit (3.3.1.5).
03	<u>Read Data Command</u> . (See cautions below and on next page.) The read data command reads the specified number of bytes (in Command List Word 5) from the disk storage address (list Words 3 and 4) to the host memory address (list words 6 and 7). Data will be read beginning at sector boundaries only. Naturally, the controller will not support reads from more than one disk in a single read operation. All reads will be on a word (16 bits) basis; thus, the byte count in word 5 of the Command List must be even.
	CAUTION
Dat con lei dec a s by man no lei th	ta is read and written in sectors only. This means that the byte ant in word 5 of the Command List <u>must be a multiple of sector</u> <u>ngth</u> . During a read or write, the byte count in word 5 is cremented to determine the transfer count. When at the beginning of sector read or write, the transfer count must be equal to a sector te length or greater. If less than a sector byte length, the com- nd is terminated and any value remaining to be transferred will t be transferred (i.e., a transfer count less than a sector byte ngth will be ignored). This may result in a transfer of less data an originally specified in word 5. (Note: this CAUTION also plies to the Write Data command and is repeated above the Write

Data command on the next page.)

Command	
(Hex)	Meaning
	After this command is read, the host can later check for unit errors returned in case the disk drive was off line (OL error, word 1, bit 0) or track 00 status was not found (Seek Incomplete error, word 1, bit 5). Bytes transferred will be returned in word 5.
	When this command is executed, a seek is executed to the specified track. A read of sector IDs is performed until the correct starting sector is read. If the sector ID is not found, four retries to read it will be made. Failure to read the sector ID after five tries will result in command termination and the ID error (word 0, bit 11) being set.
	After finding the correct sector ID, the data from that sector is read on a word-by-word basis. As each word is read, the transfer count from word 5 is decremented. Before a (next) sector is read, the (remaining) transfer count is checked; if the count is less than the byte count of a sector, the read operation ceases. If the entire sector is read and the remaining byte count is at least equal to the number of bytes in a sector, the next sector(or next cylinder in two- sided disks only) will be read. If the sector at the end of a track is read and the byte count is at least equal to the number of bytes in a sector, the controller will switch to the first sector on the next logical track (or next surface or next cylinder in two-sided disks) and resume the read operation. A CRC check is made after each sector is read. If a CRC error is encountered, the Data Error (DE, word 0, bit 9) will be set and the command terminated.
	CAUTION
	. Do not read or write across 64 K address boundaries (this applies to extended addressing only). For example, to write to host memory address $FE00_{16}$ to $101FE_{16}$, do two writes (or reads) one to $FE00_{16}$ to $FFFE_{16}$ and a second to 10000_{16} to $101FE_{16}$.
	2. Data is read and written in sectors only. This means that the byte count in word 5 of the Command List must be a multiple of sector length. During a read or write, the byte count in word 5 is decremented to determine the transfer count. When at the beginning of a sector read or write, the transfer count must be equal to a sector byte length or greater. If less than a sector byte length the command

- is terminated and any value remaining to be transferred will not be transferred (i.e., a transfer count less than a sector byte length will be ignored). This may result in a transfer of less data than originally specified in word 5.
- 04 Write Data Command. (See CAUTIONS above.) This command writes the specified number of bytes (Command List word 5) from the host memory address (list words 6 and 7) to the disk storage address (list words 3 and 4). Data will be written to the disk address beginning at a sector boundary, and data is transferred on a word (16 bits) basis.

Commnand Code (Hex)	Meaning
	After this command is read, the host later can check for unit errors returned in case the disk drive was off line (OL, word 1, bit 0) or track 00 status was not found (Seek Incomplete, word 1, bit 5). The number of bytes transferred will be returned in word 5.
	When this command is executed, a seek is executed to the specified track (cylinder for two-sided disks). A read of sector IDs is performed until the correct starting sector is read. If the sector ID is not found, three retries to read it will be made. Failure to read the sector ID after five tries will result in command termination and the ID error (word 0, bit 11) being set.
	After finding the correct sector, the number of bytes in word 5 (transfer count) will be checked. If the transfer count is less than the number of bytes in a sector, the command terminates. As each word is written to the sector, the transfer count is decremented. After writing to each sector, the transfer count is checked; if less than the number of bytes in a sector, the command terminates. After writing to a sector, the CRC value for the sector is computed and entered. If after writing to a sector and the transfer count is not less than a sector byte count, the next logical sector on a track (or next cylinder or next surface in two-sided disks) is written to. If the transfer count is not less than a sector or next surface in a two-sided disk) is written to. This continues until the sectors are written to with CRC values compiled and entered for each sector.
05	Bootstrap Load Command. This command causes the controller to seek to sector 0, track 00, surface 0 of unit 0 (designated DS1 by drive jumpers), ignore the first 56 bytes and interpret the next ten words as the Command List for that unit. The eleventh word is the checksum (two's complement of the ten-word Command List) for the Command List. The controller then executes the specified command.
	This command does not observe a chain address, and a chain to a next Command List will not occur. There are two command lists involved with this command, this bootstrap command list originating in memory and the command list on the diskette that will be executed. Upon command completion, values will be returned to words 0, 1, and 5 of the command list in memory for either command list for the command list in memory if it was prevented from executing, or for the command list on the diskette after it was executed. Values returned (to words 0, 1, and 5 respectively) include the primary status word (word 0) and data for the secondary status word (word 1) which will contain command status data for the command list, and the byte transfer length in word 5. (A power-up bootstrap load differs in that these three values are returned in words 1, 2, and 5 beginning at the address in words 8 and 9 of the command list on the diskette.) The checksum word causes the

This command is also executed during a powerup reset where the

11-word block to be summed to a 0 value.

TABLE 3-2. COMMANDS TO DISK CONTROLLER IN WORD 2 (Continued)

Command Code (Hex	Meaning
	bootstrap load is jumpered. It is very useful in a system which does not have a controller initialization routine in ROM. The address in sector 0 of track 00 must already have been set up by a disk initialization routine. This is the same as the optional bootstrap load performed at powerup as explained in section 3.6. After a powerup bootstrap load, the two status words and transfer length are placed in host memory as if the address in the chain field was the address of the command list. These three words are not placed contiguously in the host memory. The two status words will be placed in words 0 and 1 of this ten-word area; the transfer length will be placed in word 5.
06	<u>Read Controller Memory Command</u> . This command causes the number of words specified in list word 5 to be read from the controller memory (ROM or RAM), starting at the address in list words 3 and 4, and to write these to the host memory address specified in list words 6 and 7.
07	Write Controller Memory Command. This command causes the number of words specified in list word 5 to be written from host memory to the (RAM only) controller memory space starting at the address specified in list words 3 and 4 (see CAUTION below). Starting address of host memory is specified in list words 6 and 7. All data loaded into the controller RAM must be absolute or position independent since the controller has <u>no</u> relocating capability such as that provided by a relocating loader.
	CAUTION
	The host can write <u>only</u> to specified addresses in controller RAM; writing outside of this area could seriously upset system operation. These address bounds for writing to the controller are from FC00 ₁₆ to FFFE ₁₆ .
08	Execute Controller Memory Command. This command causes the controller CPU to branch to the memory address specified in list words 3 and 4 as if this address was the two-word vector destination of a BLWP instruction and the new workspace pointer and program counter values were stored at this location. This command can be used in conjunction with the Write Controller Memory command (07) where a code sequence is passed to controller RAM, then executed by the Execute Controller Memory command. The code sequence requires a termination with an RTWP command, the same as a normal BLWP-initiated subroutine. Note the restrictions on controller RAM in the CAUTION above.
09	Format Track Command. This command causes one track of a diskette to be formatted according to the format parameters generated by the Define Drive command (command 10_{16}). If parameters have not been redefined by the Define Drive command, the default format is either IBM standard or TI double depending upon jumper J8. After formatting the track, a CRC test is made of each sector on the track. The track

TABLE 3-2. COMMANDS TO DISK CONTROLLER IN WORD 2 (Continued)

Command Code (Hex)	Meaning
	address is placed in words 3 and 4 of the Command List. The data pattern to place in the sector data field is specified in a 16-bit word in host memory; this memory location is placed in words 6 and 7 of the Command List.
	The controller will first check signal lines to determine if the disk unit is in a ready status (not off line) or if the diskette is not write protected; negative status will be indicated in Command List word 1 (OL or WP bit). Any negative condition will terminate the command.
	When the arm is correctly positioned, the controller will then proceed to format the diskette track according to the format specified in the Define Drive command (or default format).
	If flaws are found during a CRC check of a sector, a Data Error will be indicated (DE, word 0, bit 9). It will be the host's responsibilty to label the track as bad (e.g., generate table lookup of track status).
	IBM double density diskettes will automatically be formatted with track 00 in single density and the remaining tracks in double density. Diskette formats are explained in detail in Appendix C.
OA	<u>Read Deleted Data Command</u> . This command is similar to the Read Data command (03) except that this command will read and transfer the data in a sector's data field which has been designated as a deleted sector by the Write Deleted Data command (command OB_{16}). Sectors can be designated as deleted sectors if found to be bad. Attempts to read a deleted sector by the Read Data command ($O3_{16}$) will result in both an ID Error and Data Error (ID and DE, word O, bits 11 and 9). More than one sector can be read; however, the byte count in word 5 must be a multiple of the amount of bytes in a sector.
ОВ	Write Deleted Data Command. This command writes data to sectors as in the Write Data command (04) except that this command also writes a specified code in field AM2 of the control fields of a sector to designate the sector as a deleted sector. The specified code will vary depending upon diskette format, discussed in Appendix C. The write function is initiated the same as the Write Data command (04_{16}) . This command is normally used to indicate bad tracks.
oc	<u>Read ID Command</u> . This command causes the controller to seek to the specified track and sector and read the ID Field, which is four or six bytes that follow address marker 1 (AM1). The ID field specifies the track number, head number, record number, and physical record length as shown for the various diskette formats in Appendix C. The ID field contents are written to the host address specified in words 6 and 7.

TABLE 3-2. COMMANDS TO DISK CONTROLLER IN WORD 2 (Continued)

Command Code (Hex)	Meaning
OD	Read Unformatted Command. This command reads control data as well as user data beginning at a specified sector. It causes a drive to seek to the specified track, wait for the correct address marker (AM1) of the specified sector, and attempt to synchronize with the next address mark (AM2). Following synchronization, data words will be transferred to memory starting at the disk address specified (words 3 and 4 of the Command List) until the specified number of bytes are transferred. However, data following the sector specified may not be read correctly because of possible loss of synchronization. No cyclical redundancy check (CRC) will be made, and reading will continue without respect to data field boundaries (reading to include data bytes, control fields, etc.); however, data following the sector specified may not be read correctly because of possible loss of synchronization.
OE	<u>Seek Command</u> . This command causes the read head to seek the specified <u>physical</u> track. Prior to initiating the seek, the controller determines disk unit status by checking the DRIVEREADY- line which tells if the diskette is installed, door closed, and at least two index holes sensed. If not ready, the Unit Error bit (UE, bit 15, word 0) and Off Line bit (OL, bit 0, word 1) will be set. Seeks will be to one cylinder at a time.
OF	<u>Restore Arm Command</u> . This command causes the read head to return to physical track 00. To determine if the head failed to reach track 00, test the Seek Incomplete error (word 1, bit 5).
10	Define Drive Command. This command is used to modify items in the Drive Parameter List, located in controller RAM, which describes the characteristics of the disk drive and diskette. The Drive Parameter List is shown in Figure 3-8. Figure 3-9 shows the Drive Parameter List default values brought in from controller ROM to controller RAM during reset or powerup (the default format is that set at jumper J8 with IBM single density if J8 jumpered, or TI double density if J8 not jumpered). Figures in Appendix A show values that could be used depending on which diskette format is used.
	NOTE
	The parameters in the Define Drive command take precedence over jumper positions set on the board (Table 2-1) pertain- ing to the same drive parameter.
	The address in host memory of the newly generated Drive Parameter List is placed in words 6 and 7 of the Command List. Not needed are specific values for the destination controller address of the Drive Parameter List in words 3 and 4 and the list length (16 bytes) in word 5 as these are provided by the controller.

Command Code (Hex)	Meaning
	A definition of the words in the Define Drive Parameter List is as follows:
	Word 0: Bits 0 to 7: Diskette Size (must be jumpered the same at J10 and J11): 0 = mini size, 1 = standard size Bits 8 to 15: Surfaces (1 or 2)
	Word 1: Number of Tracks (or cylinders for 2-sided disks)
	Word 2: Step Time in 10 microsecond units (time to step the disk read head one track distance)
	Word 3: Step Settling Time in 10 microsecond units (wait time for disk read head to settle at a track)
	Word 4: Head Load Time in 10 microsecond units (time to lower head to diskette)
	Word 5: Head Unload Timeout in milliseconds (time to wait after a command is complete before unloading head)
	Word 6: Bits 0 to 3: Disk Density: 0 = single density 1 = double density Bits 4 to 7: Sync Type: 0 = IBM 1 = TI
	Bits 8 to 15: Sector Interlace Factor: This is the distance, measured in physical sectors, between each contiguous logical sector. Because there is a time factor occurring while the data is being manipulated in a read-sector or write-sector operation, the physical location of contiguous logical sectors can be offset for efficient use of time. The distance between physical locations of contiguous logical sectors allows for normal disk travel during the time needed to manipulate the data written to or read from that sector (e.g., bring it to a buffer or bring it from a buffer). The factor number minus 1 is the number of physical records. Table 3-3 is a list of inter- lace factors (1 to 25) showing the placement of logical sectors according to physical sector (in the column on the left).
	Word 7: Bits 0 to 5: Sectors per Track Bits 6 to 15: Bytes per Sector

Word O	(I= Std) DISK SIZE (O= Mini) SURFACES (1 or 2)
	0 78 15
Word 1	NUMBER OF TRACKS (CYLINDERS)
	0 15
Word 2	HEAD STEP TIME (10 us units)
	0 15
Word 3	STEP SETTLING TIME (10 us units)
	0 15
Word 4	HEAD LOAD TIME (10 us units)
	0 15
Word 5	HEAD UNLOAD TIMEOUT (milliseconds)
	0 15
Word 6	DENSITY SYNC TYPE 0=Single 0=IBM SECTOR INTERLACE FACTOR 1=Double 1=TI
	υ <u>34</u> γ8 15
Word 7	SECTORS PER BYTES PER SECTOR TRACK
	0 5 6 15

FIGURE 3-8. DRIVE PARAMETER LIST

•



2. For Shugart model 800 only.

FIGURE 3-9. DEFAULT VALUES FOR DEFINE DRIVE FORMAT BLOCK, SHEET 1 OF 2 (IBM SINGLE DENSITY FOR SHUGART 800)



Notes: 1. These are the default values with jumper J8 <u>not</u> installed.

2. For Qume DataTrak 8 only.

FIGURE 3-9. DEFAULT VALUES FOR DEFINE DRIVE FORMAT BLOCK, SHEET 2 OF 2 (TI DOUBLE DENSITY FOR QUME DATATRAK 8)

TABLE 3-3. STANDARD SIZE SECTOR PLACEMENT ACCORDING TO SECTOR INTERLACE FACTOR

Physical Sector	L							Lo	gica	l Sec	tor A	ccord	ing to	o Int	erlace	e Fac	tor*								
Number	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	13	9	13	21	13	15	13	3	13	19	13	2	13	7	13	23	13	11	13	5	13	17	13	25
2	2	1	18	7	16	9	4	10	6	8	12	11	4	2	14	5	20	3	22	4	10	6	8	12	24
3	3	14	1	20	11	22	19	23	9	21	5	24	6	15	21	18	17	16	7	17	1.5	19	25	25	23
4	4	2	10	1	6	5	8	7	12	3	24	9	8	4	2	10	14	6	18	8	20	12	16	11	22
5	5	15	19	14	1	18	23	20	15	16	17	22	10	17	9	23	11	19	3	21	25	25	7	24	21
6	6	3	2	8	22	1	12	4	18	11	10	7	12	6	16	2	8	9	14	12	4	5	24	10	20
7	7	16	11	21	17	14	1	17	21	24	3	20	14	19	23	15	5	22	25	25	9	18	15	23	19
8	8	4	20	2	12	10	16	1	24	6	22	5	16	8	4	7	2	12	10	3	14	11	6	9	18
9	9	17	3	15	7	23	5	14	1	19	15	18	18	21	11	20	25	25	21	16	19	24	23	22	17
10	10	5	12	9	. 2	6	20	11	4	1	8	3	20	10	18	12	22	2	6	7	24	4	14	8	16
11	11	18	21	22	23	19	9	24	7	14	1	16	22	23	25	25	19	15	17	20	3	17	5	21	15
12	12	6	4	3	18	2	24	8	10	9	20	1	24	12	6	4	16	5	2	11	8	10	22	7	14
13	13	19	13	16	13	15	13	21	13	22	13	14	1	25	13	17	13	18	13	24	13	23	13	20	13
14	14	7	22	10	8	11	2	5	16	4	6	12	3	1	20	9	10	8	24	2	18	3	4	6	12
15	15	20	5	23	3	24	17	18	19	17	25	25	5	14	1	22	7	21	9	15	23	16	21	19	11
16	16	8	14	4	24	7	6	2	22	12	18	10	7	3	8	1	4	11	20	6	2	9	12	5	10
17	17	21	23	17	19	20	21	15	25	25	11	23	9	16	15	14	1	24	5	19	7	22	3	18	9
18	18	9	6	11	14	3	10	12	2	7	. 4	8	11	5	22	6	24	1	16	10	12	2	20	4	8
19	19	22	15	24	9	16	25	25	5	20	23	21	13	18	3	19	21	14	1	23	17	15	11	17	7
20	20	10	24	5	4	12	14	9	8	2	16	6	15	7	10	11	18	4	12	1	22	8	2	3	6
21	21	23	7	18	25	25	3	22	11	15	9	19	17	20	17	24	15	17	23	14	1	21	19	16	5
22	22	11	16	12	20	8	18	6	14	10	2	4	19	9	24	3	12	7	8	5	6	1	10	2	4
23	23	24	25	25	15	21	7	19	17	23	21	17	21	22	5	16	9	20	19	18	11	14	1	15	3
24	24	12	8	6	10	4	22	3	20	5	14	2	23	11	12	8	6	10	4	9	16	7	18	1	2
25	25	25	17	19	5	17	11	16	23	13	7	15	25	24	19	21	3	23	15	22	21	20	9	14	1

*NOTES:

- The above table is for standard sized TI format. To change to standard IBM format, add the value one

 to each logical sector number in the body of the table. For example, the logical sectors under
 interlace factor 1 (numbered 0 to 25) would be renumbered with the value 1 added to each (1 to 26).
- 2) This table does not pertain to mini sized diskettes.
- 3) Interlace Factor 0 and 1 are the same.
- 4) Columns under each Interlace Factor number show the physical consecutive (concatenated) postions of the logical sectors starting with sector 0 (top line). For example, looking downward at a diskette and following the sectors counterclockwise, the logical records for a diskette with an Interlace Factor of 2 would be a logical sector 0 followed by logical sector 13, then 1, 14, 2, 15, 3, etc.

3.4.4 Words 3 and 4, Storage Address on Diskette

Command List Words 3 and 4 may be used in two modes:

- mass storage mode (section 3.4.4.1)
- physical storage mode (section 3.4.4.2)

The modes are specified by a zero (mass storage) or a one (physical storage) in bit zero of word 3.

CAUTION

When words 3 and 4 contain a memory address (i.e., for the Read Controller Memory (06), Write Controller Memory (07), and Execute Controller Memory (08) commands, these words must also be the equivalent of a sector address. If not, an error will be given when the address is checked for being a valid sector address. It is recommended that address $FCOO_{16}$ be used as this will not cause an error (also equivalent to a sector address).

3.4.4.1 Mass Storage Mode



Note: bit zero of word 3 is a 0 to specify mass storage.

In the mass storage mode, list words 3 and 4 comprise storage address on the diskette. By dividing this 32-bit number, the disk controller can determine physical track (cylinder), surface (head), and sector address. Diskette storage address (SA) is determined by the following equation:

Diskette Storage Address: {(T x N_H x N_S) + (H x N_S) + S } x N_B

Where:

T = logical track number (0 to 76) H = surface number (0 or 1) S = sector number (0 to 25) $N_{\rm H}$ = number of surfaces per diskette (1 or 2) $N_{\rm S}$ = number of sectors per track (16 or 26) $N_{\rm B}$ = number of bytes per sector (128, 256, or 288) The following are parameters for different diskette formats:

	IBM SD	IBM DD	<u>TI DD</u>	<u>Mini SD</u>	<u>Mini DI</u>
Sectors per Track	26	26	26	16	16
Bytes per Sector	128	256	288	128	256

Example 1. Address for logical track 10 (T), surface 0 (H), sector 3 (S) on an IBM single-density single-sided diskette:

Diskette Storage Address: $\{(10 \times 1 \times 26) + (0 \times 26) + 3\} \times 128$

 $(260 + 0 + 3) \times 128$ (263) x 128 = 33,664 = 8380₁₆

Example 2. Address for logical track 12 (T), surface 1 (H), sector 20 (S) on a TI double-sided double-density diskette:

Diskette Storage Address: $\{(12 \times 2 \times 26) + (1 \times 26) + 20\} \times 288$ $(624 + 26 + 20) \times 288$ $(670) \times 288 = 192,960 = 2F1C016$

The diskette storage address <u>must be a multiple of sector length</u>. With 31 bits the user has the capability to address up to 2^{31} or 2,147,483,648 bytes. The address range will be 0 to 2,147,483,646₁₀ or 7FFF FFFE₁₆ bytes.

3.4.4.2 Physical Storage Mode



Note: bit zero of word 3 is a 1 to specify physical storage.

The sector field identifies the logical sector on the track. Note that TI double density format begins with sector 00 while the other four diskette formats supported by the TM 990/303A have sectors beginning with 01.



Note: Bit 15 must be a zero (even byte count only)

Word 5 contains the amount of bytes to be transferred. This value must be even (bit 15 a zero), and must be a multiple of a sector length.

3.4.6 Words 6 and 7, Memory Address of Data to Transfer



Note: Bit 15 of word 7 must be a zero (word boundary only)

Words 6 and 7 contain the beginning address in host memory for a data transfer. This is a 20-bit address with the extended address bits in bits 12 to 15 of word 6, and the least significant 16 bits in word 7 with bit 15 a zero (word boundary).

3.4.7 Words 8 and 9, Chain Address of Next Command List

In the bootstrap load Command List, these words contain the address where status wil be stored.



Note: Bit 15 of word 9 must be a zero (word boundary only)

If bit 0 of word 8 contains a one, a chaining function will be executed and the disk controller will seek out this address as the beginning of the next Command List to be executed. In this manner a series of Command Lists can be executed. Words 8 and 9 contain the host memory address of the next Command List to be executed. Bit 0 of word 8 must contain a one in order to enable the chaining function. This is a 20-bit address with the extended address bits in bits 12 to 15 of word 8, and the least significant 16 bits in word 9 with bit 15 a zero (word boundary).

3.5 COMMUNICATION THROUGH INTERRUPTS

A third means of communication between the host microcomputer and the disk controller is through one interrupt to the host from the controller and one interrupt to the controller from the host. These interrupts are described as follows:

- From disk controller to host: An interrupt to a jumper-selectable interrupt level on the host that tells the host that a command has been completed. To determine the condition of completion (successful, error occurred, etc.), the host should monitor the status bits returned back to the Command List of the respective command. The disk controller is shipped jumpered for a level 2 interrupt to the host.
- From host to disk controller: An interrupt to level one of the disk controller that tells the controller that the host is to send data to the controller via the CRU. This interrupt is caused by setting the CUE bit to a one as described in section 3.3. Because the controller will not respond to an interrupt if busy, the host should first check the BUSY bit at the CRU (bit C_{16} using hardware base address 0108₁₆) before issuing the interrupt. This CRU interface is shown in Figures 3-2 and 3-3.

Both interrupts are maskable at the respective TMS 9901 parallel interfaces as well as through the interrupt mask at the microprocessor (if the mask level is set to a lower number than the interrupt level, the interrupt is masked out).

3.5.1 Command Completion Interrupt from Disk Controller to Host

Through an interrupt, the controller can tell the host microcomputer that a command has been completed. In order for the host to utilize interrupts, the host must supply vectors (workspace pointer and program counter values) for the interrupt in lower memory. The TM 990/100M TIBUG monitor comes from the factory with vectors for interrupt traps 3 and 4. The TM 990/101MA TIBUG monitor uses a scheme whereby all interrupt vectors are populated. The following discussion is for a TM 990/101MA microcomputer.

The interrupt level is jumper selectable on the TM 990/303A at J3 (jumper positions are explained in Figure 2-1 and Table 2-1). For example purposes, the following must be accomplished in order to enable a level 2 interrupt to be recognized at the host TM 990/101MA microcomputer (coding to accomplish this is shown in Figure 3-10):

- 1. Set up the level 2 interrupt link area at the TM 990/101 by:
 - Loading memory address FF6E16 with 042016 (BLWP instruction).
 - Loading memory address FF70₁₆ with the address of the 2-word vector area of the interrupt service routine (ISR).
 - Loading memory address FF72₁₆ with 0380₁₆ (RTWP instruction).
- 2. At the two-word vector area of the ISR, load the ISR workspace pointer and ISR entry (PC value) addresses. Conclude the ISR with an RTWP.
- 3. Set the jumper on the disk controller at J3 to level 2 to use interrupt 2 in this example (this is the position as shipped).
- 4. Enable the interrupt level at the host microcomputer board's TMS 9901 so that it recognizes the desired interrupt level (level 2 in this example). To do this:
 - Load the TMS 9901 software base address in R12 (0100₁₆ for TM TM 990/101 microcomputer).
 - Through the CRU set bit 0 to a zero to place the TMS 9901 in the interrupt mode (SBZ 0).

IDT 'INTDEM' TITL 'INTERBURT DEMO' SET UP INTERRUPT LINK AREA IN HOST RAM LI ADDR DE 3-HORD BLOCK IN INT LINK AREA R1+>FF6E LI R2,>0420 BLWP MACHINE CODE MOV R2,+R1+ MOVE TO INTERRUPT LINK AREA ADDR OF VECTORS TO INT SERV RTN LI R2,>FC00 MOVE TO INTERRUPT LINK AREA MUV. R2,+R1+ 11 R2,>0380 RTWP MACHINE CODE MOVE TO INTERRUPT LINK AREA MOV R2;+R1 ◆ SET UP TWO-WORD VECTOR TO INTERRUPT SERVICE ROUTINE (ISR) ADDRESS OF VECTORS IN HOST RAM | I R1.>FC00 | I ISR WORKSPACE POINTER R2,>FC80 MOV MOVE TO VECTOR AREA (WORD 1) R2++R1+ LI R2,>FC80 ISR ENTRY (PC VALUE) MOVE TO VECTOR AREA (WORD 2) MOV R2,+R1 ♦ ENABLE TMS 9901 AT HOST TO RECOGNIZE INTERRUPT 2 9901 SOFTWARE BASE ADDRESS LI R12,>100 9901 TO INTERRUPT MODE SBZ Ĥ SBD ENABLE INTERRUPT 2 Э ♦ ENABLE TMS 9900 AT HOST TO RECOGNIZE INTERRUPT 2 LIMI 2 ENABLE INTERRUPTS AT CONTROLLER LI R12,>210 CRU BASE ADDRESS OF CONTROLLER SBZ 13 SET TO ZERO TOGGLE BACK TO ONE SBD 13 IN BUILDING COMMAND LIST, BE SURE TO SET INTERRUPT. ◆ ENABLE BIT TO A ONE (WORD 2, BIT 3) ENT

FIGURE 3-10. EXAMPLE OF CODING TO LOAD INTERRUPT LINK AREAS AND ENABLE INTERRUPTS ON A TM 990/101MA

- through the CRU set bit 2 to a one to enable interrupt 2 in this example (SBO 2).
- 5. Set the interrupt mask at the microprocessor to a level 2 or lower priority (LIMI 2 or higher number in operand for this example).
- 6. Through the CRU (explained in section 3.2), change (toggle) the Interrupt Enable bit (bit D_{16}) from a logical zero to a logical one.
- 7. When building the Command List, set the Interrupt Enable bit (bit 8 of word 2) to a one so that completion is signaled with an interrupt.

When the interrupt is issued, the Interrupt Occurred bit in the Command List (bit 2 of word 0) is set to one. To re-enable interrupts, set the Interrupt Enable bit at the CRU to zero, then a one, and repeat steps 1 to 6.

NOTE

It is not practical to use interrupts with chained commands unless an interrupt is requested for each command (not just for the last command). This is because if a error occurs during a command in the middle of the chain and no interrupt is requested, execution of the entire chain halts without informing the host through an interrupt. The host would have to poll the Command Completion bit of each Command List to find the Command List last completed. The interrupt service routine in the host can be given several responsibilities:

- 1) Determine address of the just-completed Command List through a pointer pointing to the address of the last-executed Command List. Keep this pointer updated.
- 2) Determine if an error occurred during the last command by checking word 0, bit 1 (ER). If a one, check word 0, bit 15 (UE) to see if the error indicator is in word 1; if not, check the error indicators in word 0 (bit 15 a one means indicator is in word 1, a zero indicates indicator is in word 0).
- 3) Re-enable interrupts at the CRU and at TMS 9901 and microcomputer of host (see example at beginning of this section).

3.5.2 Command-Ready Interrupt from Host to Disk Controller

When the user wishes to call the controller to execute a Command List, he calls it through the CRU as explained in section 3.3. This call through the CRU actually causes an interrupt at the controller. This is the only interrupt to the disk controller from the host.

This interrupt is initiated by setting the CUE bit to a one. When this occurs, an interrupt is sent to INT1- of the controller TMS 9901 programmable interface. See section 3.3 for a full explanation of this interface.

3.6 POWERUP BOOTSTRAP LOAD OPTION

If jumpered, a bootstrap load feature allows the initialization of the system by executing a specified command list placed on the disk by the user. If jumpered at J1 and J2 (see Table 2-1), the bootstrap load occurs during one of the following:

- upon powerup of the disk controller,
- upon execution of the Bootstrap Load command (command 05),
- an active PRES.B- signal on the backplane.

NOTE

Powerup bootstrap load can be used only with the disk format specified at jumper J8; IBM single density, single sided, 8 inch (J8 jumpered) or TI double density, single sided 8 inch (J8 unjumpered).

This option is activated by the PRES.B- signal (not the IORST.B- signal). When executed, the host microprocessor is placed in a hold state until the bootstrap load is completed (see CAUTION on next page). To implement this option, the following jumpers must be installed:

- E1 to E2
- E4 to E5

The bootstrap load causes the controller to search for and execute a Command List in the diskette (which has been formatted accordingly by the user) located at the first sector of track 00 on disk unit 0 (DS1). The first 56 bytes are ignored; the next 10 words (16 bits) are interpreted as the command list and the eleventh word is used as a checksum word. This Command List cannot be chained to another command. Load the chain field (words 8 and 9) with the address in host memory where the controller will return a three-word block consisting of: the primary status word (same as word 0 of the Command List), the secondary status word (same as word 1), and the transfer length (same as word 5). These can be read for command completion status. It is the responsibility of the host to first format the diskette with the desired bootstrap Command List starting with the 57th byte of track 00, surface 0.

While the Command List is being retrieved, the host processor is held in an idle state by controller hardware holding HOLD.B- low. When the host processor is released from this hold state, it does a reset, obtaining WP and PC vectors from lower memory.

CAUTIO

The disk controller could lock up the system during a bootstrap load under one of these circumstances: (1) A CRC error in reading the sector containing the Command List, (2) a checksum error in reading the Command List (perhaps failure to find the Command List), or (3) error during execution of the Command List read. Any of these will place the controller in the idle mode without releasing the host microprocessor which remains in the hold mode.

The procedure for preparing the diskette for the bootstrap load is as follows:

- 1. Write the command list in the first sector of track 00, side 0, of disk zero, starting with the 57th byte.
- 2. If the bootstrap load command list (see 1, above) is to read data from the disk and write this to host RAM, this data also must have been written onto the disk prior to executing the bootstrap load.

NOTE

This initialization of the system diskette must be done before the diskette is used by the host system bootstrap load routine.

HARDWARE DESCRIPTION

4.1 GENERAL

An overview of a typical system using the TM 990/303A disk controller will be presented first, followed by a detailed description of the disk controller including the local processor, disk drive interface, host system interface, and read/write controller.

4.2 SYSTEM DESCRIPTION

A typical microcomputer disk system is shown in Figure 4-1. The major elements in the system are the TM 990/303A disk controller, TM 990/101 microcomputer, TM 990/203 memory, TM 990/510 card cage, terminal, and one to four disk drives.

The TM 990/303A disk controller communicates with the microcomputer system using the Communications Register Unit (CRU) for initialization and directmemory access (DMA), for command, status, and data transfer. The disk controller can be configured to automatically load a program into memory upon system power-up.



1 TO 4 UNITS

FIGURE 4-1. TYPICAL SYSTEM BLOCK DIAGRAM
The TM 990/303A disk controller consists of a local processor system (section 4.4), disk drive interface (section 4.5), host system interface (section 4.6), and read/write controller (section 4.7) as shown in Figure 4-2. The local processor system contains a TMS 9900 microprocessor, TIM 9904 clock generator, read-only memory (ROM), read-write memory (RAM), decode PROM and wait-state control logic. The disk drive interface contains a TMS 9901 programmable interface adaptor, a multiplexer for additional inputs, and disk drive interface driver and receiver circuits. The host system interface consists of a CRU interface and a DMA interface. The DMA interface contains an input data register, an output data register, a memory address register, and memory access control logic. The read/ write controller contains two ROM controllers for data bit and word processing, a data shift register, a cyclic-redundancy-check (CRC) circuit, a phase-locked loop (PLL) for data synchronization and control logic.



*Optional EIA port is used for board test and checkout. This port is not populated when shipped.

FIGURE 4-2. DISK CONTROLLER BLOCK DIAGRAM

4.4 LOCAL PROCESSOR SYSTEM

The local processor system contains a TMS 9900 microprocessor operating at 3 MHz. The clocks for the processor are provided by a TIM 9904 clock generator using a 48 MHz crystal oscillator which is divided down to give the four-phase clocks for the processor. The clock generator also provides synchronization of the processor RESET signal as well as crystal-controlled clock signals for the read/write controller.

The local processor memory consists of 2048 16-bit words of ROM (with provision for future expansion to 4096 words) and 1024 16-bit words of RAM. The local memory bus is also used for local, memory-mapped I/O. Local memory addresses are decoded by a 32×8 PROM and by a 3×8 -line decoder which is gated with write enable (MWE-) to generate load signals for local RAM and data registers.

The DMA address, DMA data, command data (from host system CRU), and read/write controller data register are memory-mapped I/O devices. The local processor memory map is given in Table 4-1. Certain memory address bits are used during memory-mapped I/O to the DMA and read/write controllers in addition to the data bus. These features will be described in the appropriate sections of this manual. The DMA and read/write controllers will delay the local processor using wait states via the READY signal if they are accessed prior to data being available.

Address	Read Function	Write Function
0000-1FFE	ROM	
2000-3FFE	Reserved	Reserved
4000-5FFE		DMA Address
6000-7FFE	*DMA Data	*DMA Data
8000-9FFE	*Read/Write Controller	
A000-BFFE		<pre>#Read/Write Controller</pre>
COOO-DFFE	Command Data	
E000-FFFE	RAM	RAM

TABLE 4-1. PROCESSOR MEMORY ADDRESS MAP

*Processor wait states are used for synchronization.

4.5 DISK DRIVE INTERFACE

The disk drive interface consists of a TMS 9901 programmable interface adapter, an 8-input multiplexer, a drive-select decoder, output buffers, and input receiver circuits. The TMS 9901 contains parallel I/O, interrupt, and timer sections interfaced to the local processor through the CRU. The parallel I/O port CRU bit assignments are given in Table 4-2. Fifteen ports are used as outputs and one port is used as an input. The ACCEPT, BUSY, SYSINT-, and COMMAND signals are used by the host system interface. The DDENSITY, RFMTWPCOMP, LED- and RWRST- signals are used by the read/write controller. The other I/O ports are used as outputs to the disk drive interface circuit.

The disk drive select signals, DSELECT1- through DSELECT4-, are generated by decoding the DSEL0 and DSEL1 signals from the TMS 9901. The drive select signals and all other drive control signals except HEADLOAD- and WRITEDATA- are controlled by the DRIVENABLE- output from the TMS 9901. The DRIVENABLE-

signal is pulled-up to the inactive state whenever the TMS 9901 is reset (All TMS 9901 outputs become inputs). This prevents any disk operation except headload from occurring in the event of system power-on, power-off, or reset.

TABLE 4-2. TMS 9901 PARALLEL I/O PORT BIT ASSIGNMENT

CRU Base Address (R12) is 1F60 ₁₆						
BIT ADDRESS	IN/OUT	SIGNATURE	FUNCTION			
0 1 2	Out Out Out	DSELO DSEL1 WGATE	Disk drive unit select LSB. Disk drive unit select MSB. Disk drive write gate. When active (high), WGATE enables data to be written on the disk.			
3 4 5	Out Out Out	DIR SIDE DDENSITY	Disk drive step direction. Disk drive side select. When active (high), DDENSITY causes the data separator to interpret read data in double density mode. After changing this bit, allow at least 12 microseconds before trying a read or write operation. When in- active, DS3 is illuminated.			
6	Out	RFMTWPCOMP	When active (high), RFMTWPCOMP selects the TI sync format (55_{16}) in read-mode and enables precompensation in write mode. When inactive in read mode, IBM sync format (00_{16}) is selected. When inactive, DS2 is illuminated.			
7 8 9	Out Out Out	STEP HLOAD ACCEPT	Disk drive step. Disk drive head load. When active (high),ACCEPT indicates to the host system that a command or data byte has been read by the disk controller.			
10	Out	BUSY	When active (high), BUSY indicates to the host system that the disk controller is busy and cannot accept a new command.			
11	Out	RWRST-	When active (low), RWRST- clears all flip- flops, registers, and counters in the read/write controller except for the data separator and clears the read/write con- troller address bit functions (All inactive except RESET- and PRESETCRC-).			
12	Out	DRIVENABLE-	- When active (low), DRIVENABLE- enables all disk drive control signals except HEADLOAD and WRITE DATA (outputs from the control- ler). DRIVENABLE- is inactivated when the controller is reset.			

TABLE 4-2. TMS 9901 PARALLEL I/O PORT BIT ASSIGNMENT (CONTINUED)

BIT ADDRESS	IN/OUT	SIGNATURE	FUNCTION
13	Out	SYSINT-	System interrupt. The high-to-low trans- ition of SYSINT- sets the INT flip-flop. This will cause an interrupt to be issued to the host system if interrupts have been enabled through the CRU. When active (low), SYSINT- clears the automatic boot- load flip-flop.
14	Out	LED-	When active (low), LED- turns on disk controller status indicator DS1.
15	In	CCOMMAND	When active (high), CCOMMAND indicates that the host system is sending a command byte to the disk controller. This signal can also be used as interrupt 7 by the 9901.

The TMS 9901 interrupt assignment is given in Table 4-3. These signals can be used as either interrupts or inputs as required by the firmware. The TMS 9901 timer section is used by the firmware to provide timing for various disk operations.

An 8-bit multiplexer is also interfaced to the local processor through the CRU. This multiplexer is used as the auxiliary input port P4. The auxiliary input port CRU bit assignments are given in Table 4-4. In addition to disk drive inputs, two jumpers (J8 and J9) are connected to the auxiliary input port. These jumpers are used in conjunction with the two-sided signal (TWOSD-) to define the disk drive type to be used during an automatic bootload operation. Jumper J9 is not monitored by controller firmware; however, J8 is used to determine the default value of the disk format (IBM or TI) during a bootload. The jumper configurations are given in Table 4-5.

TABLE 4-3. TMS 9901 INTERRUPT ASSIGNMENT

CRU Base Address (R12) is 1F4016. BIT INTERRUPT ADDRESS LEVEL SIGNATURE FUNCTION 0 Control bit. Set to zero to write mask or read interrupts. 1 1 CCUE-When active (low), CCUE- indicates that the host system is sending data or command to the disk controller. 2 2 COMINT-Communication interrupt. When active (low) COMINT- indicates that the optional 9902 communication interface is issuing an interrupt. 3 3 ALHOLDQ-Automatic bootload. When active (low). ALHOLDQ- indicates that the automatic bootload flip-flop is set as the result of system power-up or the power-on reset signal (PRES.B-). 4 4 OVERRUNQ-Data overrun error. When active (low), OVERRUNQ- indicates that a data timing error has occurred during a disk read or write operation. 5 5 CRCERRORQ-Cyclical redundancy check error. When low (active), CRCERRORQ- indicates that a data error has occurred during a disk read operation. 6 6 Disk drive index. When active (low), INDX-INDXindicates that the index hole in the diskette is being sensed by the disk drive. 7 7 CCOMMAND See TMS 9901 parallel I/O port bit assignment (bit 15).

	CRU Base Address (R12) = 1F8016					
BIT ADDRESS	SIGNATURE	FUNCTION ADDRESS				
- 0	TWOSD-	Disk drive two sided.				
1	DCHG	Disk drive disk change.				
2	DRDY	Disk drive ready.				
3	TZERO	Disk drive track zero.				
4	WPROT	Disk drive write protect.				
5	SIZE-	Disk drive size. When active (high), SIZE- indicates that the disk drive is mini-sized using 5-inch diskettes; when low, standard size is indicated. This is via jumpering J9 which is not interpreted in the present configuration.				
6	FMT –	Format type. When active (high), TI format is indicated. When low, IBM format is indicated. SEL2 indicates that host system memory data is organized as 8-bit bytes, otherwise host system memory is organized as 16-bit words.				
7	SPAREIN	Spare input. This bit indicates the state of pin 24 of the disk drive connector.				

TABLE 4-4. AUXILIARY PARALLEL INPUT PORT BIT ASSIGNMENT

TABLE 4-5. BOOTLOAD FORMAT SELECTION

FORMAT	SIGNAL			JUMPER CONNECTIONS		
SELECTED	SIZE-	FMT –	TWOSD-	J9 E21 to E22	J8 E23 to E24	
IBM Single	0	0	0	Install	Install	
IBM Double	0	0	1	Install	Install	
TI Double	0	1	Х	Install	Remove	
MINI Single	1	0	Х	Remove	Install	
MINI Double	1	1	Х	Remove	Install	

NOTE: Jumper J9 is not interpreted under the present configuration.

The TM 990/303A disk controller contains a host system CRU interface for initialization and a host system DMA interface for command and data transfer.

4.6.1 Host System CRU Interface

A block diagram of the host system CRU interface is shown in Figure 4-3. The host system software CRU base address is set to 0210_{16} by a 256 X 4 PROM which is installed in the disk controller prior to shipment (section 3.3 and Figure 3-3 explain the CRU software base address and the resulting 32 CRU bits used). If some other CRU base address is required by the user, the PROM can be replaced with an appropriate PROM (Refer to Appendix E for PROM coding requirements). The disk controller is assigned 32 consecutive CRU bit addresses starting at the base address. 16 bits are assigned to the general-purpose CRU interface scheme as shown in Table 4-6. The other 16 bits are reserved.



FIGURE 4-3. SYSTEM CRU INTERFACE BLOCK DIAGRAM

HOST SYSTEM RELATIVE CRU BIT ADDRESS	OUTPUT FUNCTION (TO DISK CONTROLLER)	INPUT FUNCTION (FROM DISK CONTROLLER)		
⁰ 16	LSB			
¹ 16				
² 16		···		
316	 Output Data			
416				
⁵ 16				
6 ₁₆				
7 ₁₆	¥ MSB			
⁸ 16	COMMAND			
⁹ 16				
A ₁₆	CUE			
^B 16		ACCEPT		
C ₁₆		BUSY		
D ₁₆	INTERRUPT ENABLE			
E ₁₆	RESET			
F ₁₆		INTERRUPT ISSUED		

Host System CRU Base Address is 021016.

The general-purpose CRU interface provides a means to transfer data between two systems. The disk controller implements a subset of the general-purpose CRU interface as shown in Table 4-6. Eight-bit data fields are transferred from the host system to the disk controller using the CUE and ACCEPT signals in a handshaking scheme as shown in Figure 4-4a. The handshaking procedes sequentially as shown. The CUE signal is activated by the host system when ACCEPT is inactive and after the data field and COMMAND signal are valid. The ACCEPT signal is activated by the disk controller after the data field and COMMAND signal have been read. The CUE and ACCEPT signals are then inactivated in sequence as shown.

The 20-bit command list address is sent to the disk controller in three 8-bit data transfers as shown in Figure 4-4b. The COMMAND signal is activated only for the first data byte. The BUSY signal is activated by the disk controller

prior to accepting the last data byte and remains set until the controller can accept a new command.

The general-purpose CRU interface scheme allows the host system to reset the disk controller by activating the RESET signal. This causes the local processor to reset and execute its initialization firmware when the RESET signal is inactivated. The host system can control disk controller interrupts through the INTERRUPT ENABLE signal. Activating this signal allows the disk controller to interrupt the host system. Inactivating this signal resets any disk controller interrupt.







(b) Multi-byte Command Sequence

FIGURE 4-4. GENERAL-PURPOSE CRU INTERFACE

A interrupt is reset and re-enabled by inactivating, then activating the INTERRUPT ENABLE signal. If an interrupt is being issued by the disk controller, the INTERRUPT ISSUED signal is activated. This signal can be tested by the host system to determine if the disk controller is interrupting in systems which allow other devices to share the disk controller interrupt level. Once issued, the disk controller interrupt is latched until reset by the host system.

The general-purpose CRU interface data field is transferred from the host system CRU into an 8-bit, parallel-output shift register. This shift register is a memory-mapped I/O device on the local processor memory bus (bits 8 through 15). The shift register must be loaded by an 8-bit Load CRU (LDCR) instruction prior to setting the CUE bit.

4.6.2 Host System DMA Interface

The host system DMA interface contains two 16-bit data registers (one for input, one for output), a 20-bit address register, memory-access control logic, control signal buffers, and the automatic bootload latch. The data registers allow data to be transferred between the host system memory bus and the local processor memory bus. These registers are memory-mapped I/O devices on the local memory bus. The host system memory address is stored in a 20-bit register. This register is also a memory-mapped I/O device on the local memory bus. The address register must be loaded with a new address prior to each host system DMA cycle. The sixteen least-significant address bits are loaded from the local memory data bus; the four most-significant address bits are loaded from the local memory address bus. Thus all twenty address bits can be loaded with one firmware instruction. In addition, the data transfer direction is also defined through the local memory address bus. The DMA controller address bit utilization is given in Table 4-7.

The extended address and transfer direction are loaded into the DMA controller from the address bus at the same time the lower 16 address bits are loaded from the data bus using a base address of 4000_{16} .

ADDRESS BIT	SIGNATURE FUNCTION	
7	WRITEQ-	When active (low), this bit allows the DMA controller to control the system data bus during direct memory access and write data into memory. When inactive (high), a direct memory access will read data from system mem- ory.
11 12 13 14	XAO XA1 XA2 XA3	These bits are the four most significant bits of the 20-bit system memory address.

TABLE 4-	7. DMA	CONTROLLER	ADDRESS	BIT	UTILIZATION

The disk controller performs a single-cycle direct memory access each time the memory address register is loaded by the firmware. Loading the host system memory address sets the DMABUSYQ flip-flop. The DMABUSYQ flip-flop is reset at the end of each memory access by the high-to-low transistion of the MEMCYCQ

`signal. If either of the data registers is accessed by the local processor during a DMA cycle, the local processor is held in a wait state until the DMA cycle is complete. The DMA controller memory access timing is shown in Figure 4-5. The DMA logic equations are given in Table 4-8. The subscripts used in the table refer to the respective flip-flop inputs.

BUSCLK. B-	
DMABUSYQ	
REQUESTQ	
HOLD. B-	
HOLDA. B	
GRANTQ	
MEMENQ-	
MEMCYCQ~	
WEQ-	
READY_B	
READYQ	
MREADYQ	
BUSY. B-	
GRANTIN. B-	
GRANTOUT. B-	

FIGURE 4-5. DMA MEMORY ACCESS TIMING (1 WAIT STATE)

```
REQUESTQ_{I} = DMABUSYQ # (HOLD.B + HOLDA.B-)
REQUESTQ_{K} = READYQ
GRANTQ_{PRE} = ALHOLDQ -
GRANTQ<sub>.I</sub> = REQUESTQ * GRANTIN.B * HOLDA.B * BUSY.B-
GRANTQ_{K} = READYQ * ALHOLDQ-
MEMCYCQ<sub>.T</sub> = REQUESTQ * GRANTQ
MEMCYCQ_{K} = READYQ
READYQ_{J} = REQUESTQ # GRANTQ # READY.B
READYQ_{K} = READYQ
WEQ.T = REQUESTQ * GRANTQ
WEQ_K = READYQ
WEQ_{CLR} = WRITEQ
MEMENQ = REQUESTQ * GRANTQ
GRANTOUT.B- = (GRANTIN.B * REQUESTQ-)-
HOLD.B- = (REQUESTQ + GRANTQ) -
BUSY.B- = GRANTQ-
```

The DMA interface also contains the automatic bootload latch ALHOLDQ. This latch is set during system power-up by either the PRES.B- signal or by an onboard RC timing circuit. The automatic bootload can be disabled by jumpers. When the ALHOLDQ latch is set, the disk controller activates the HOLD.Bsignal thus disabling the host processor. The ALHOLDQ latch remains active until reset by the firmwares activation of the SYSINT- signal. The HOLD.Bsignal remains active until the end of the next DMA cycle. The automatic bootload timing is shown in Figure 4-6. The processor memory timing with wait states is shown in Figure 4-7.

PRES. B-	
ALHOLDQ	
GRANTQ	
Givinera	
HOLDA. B-	
HOLDA. B	
DMABUSYQ	
REQUESTQ	
MEMENQ	
MEMCYCQ	
SYSINT-	

FIGURE 4-6. DMA TIMING - AUTOMATIC BOOTLOAD

~

	WRITE DMA READ DATA FROM WRITE DATA TO ADDRESS WORD CONTROLLER DMA CONTROLLER
MCLK1-	
MCLK3-	
MADDRCLK-	
DMABUSYQ	
DMASEL	
RWBUSYQ	V/////> V//////////////////////////////
RWSEL	
MREADYQ	
MMEMEN-	
MWE-	
MDBIN	

FIGURE 4-7. PROCESSOR MEMORY TIMING WITH WAIT STATES

4.7 READ/WRITE CONTROLLER

The read/write controller provides the interface between the local processor memory bus and the disk drive serial data stream. A block diagram of the read/write controller showing the major components is given in Figure 4-8. The read/write controller contains a phase-locked loop (PLL) for data synchronization, a PROM-based bit controller, a synchronization and precompensation decode PROM, a flip-flop for data and clock separation, a PROM-based word controller, a 16-bit data shift register, a cyclic-redundancy-check (CRC) function, and a control register.

The read/write controller is a memory-mapped I/O device on the local processor memory bus. The local processor memory address is used to control the operation of the read/write controller. The address bit utilization is given in Table 4-9. These bits (MA7 through MA14) are loaded into the control register during a memory write operation to the read/write controller. The control register configures the bit controller, word controller, and the data path for read or write operations.



FIGURE 4-8. READ/WRITE CONTROLLER BLOCK DIAGRAM

4-16

TABLE 4-9. READ/WRITE CONTROLLER BIT UTILIZATION

Base	Address	When	Writing	То	Read/Write	Controller	Is	A00016

ADDRESS BIT	SIGNATURE	FUNCTION
7	RESET-	When active (low), RESET- clears OVERRUNQ and and CRCERRORQ flip-flops.
8	EXPROM	When active (high), EXPROM selects the expansion section of the data separator, sync/precomp, or read/write PROMs (jumper enabled).
9	READENABLE	When active (high), READENABLE allows the read/ write controller to search for address marks and assemble data words.
10	BEREAD	When active (high), BEREAD enables the phase- lock loop to lock onto read data. When inactive the phase-lock loop locks onto the crystal oscillator.
11	READ	When active (high), READ sets the data path multiplexer and data separator to the read mode.
12	WRITEMARK	When active (high), WRITEMARK enables the read/ write controller to write an 8-bit address mark using the most-significant data byte as the clock pattern (0 = delete clock, 1 = enable clock).
13	ACCUMCRC	When active (high), ACCUMCRC enables the CRC generator to accumulate the CRC check word and selects the data shift register to write data. When inactive, the CRC check word is shifted to write data.
14	PRESETCRC-	When active (low), PRESETCRC- initializes the CRC check word to all ones.

4.7.1 Read/Write Data Path

The read/write data path is shown in Figure 4-9. The data path is configured for read or write operations by the control register. Read operations use all blocks in the data path except the write data multiplexer and the precompensation shift register. Write operations use all blocks in the data path.

Write data is selected through the write data multiplexer as shown in Table 4-10. Write data is selected from either 8-bit section of the 16-bit data shift register or from the CRC generator. While an address mark is being written, the deleted clock pattern is contained in the least-significant half of the data shift register. The bit controller selects data or clock information through the write data multiplexer as required for data encoding.

The data path is configured for read or write operation by the READ multiplexer (shown in Table 4-11) and by the BCREAD multiplexer (shown in Table 4-12). The BCREAD multiplexer also controls the VCO phase detector inputs which causes the VCO to synchronize to either read data or the local processor clock.



FIGURE 4-9. READ/WRITE DATA PATH

TABLE 4-10. WRITE DATA MULTIPLEXER (74LS151)

SEL	ECT INPUT	SIGNAL ROUT	SIGNAL ROUTED TO OUTPUT			
UPQ(SDWINDOW) SEL C	ACCUMCRC SEL B	WRITEMARK SEL A	OUTPUT Y	OUTPUT W		
0 0 0 1 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1	CRCOUT CRCOUT SRDATAMSB SRDATAMSB 1 SRDATALSB 1 SRDATALSB	CRCOUT- CRCOUT- SRDATAMSB- SRDATAMSB- O SRDATALSB- O SRDATALSB-		

NOTE: SELECT- is held low.

TABLE 4-11. READ MULTIPLEXER

OUTPUT SIGNAL	SIGNAL SELECTED WHEN READ = 0	SIGNAL SELECTED WHEN READ = 1
SETCRC-	PRESETCRC-	RW3Q(READSYNCQ-)
WINDOWJ	UPQ(SDWINDOW)	PHASEGOOD
DATAQ-	WRITE DATA MUX FALSE OUTPUT	RDATAQQ
CRCIN	WRITE DATA MUX TRUE OUTPUT	SRDATALSB

TABLE 4-12. BCREAD MULTIPLEXER

OUTPUT SIGNAL	SIGNAL SELECTED WHEN BCREAD = 0	SIGNAL SELECTED WHEN BCREAD = 1
UPCLK	XTAL6MHZ	UPQ(SDWINDOW)
DNCLK	VCO6MHZ	DNQ(PCLOADQ)
CLOCKSHIFT	Logic ONE	CLOCKWINDOW
BCTRIN	MA12	RW1Q(RBCTRINQ)

4.7.2 Bit Controller

The bit controller, shown in Figure 4-10, provides read data bit synchronization and write data encoding. The bit controller provides inputs to the PLL phase detector during reading and provides a synchronized data and clock stream BC5Q(SDATAQ) to the data path. Data and clock information is not separated by the bit controller. A half-bit-cell clock BC4Q(HBCLK) is provided to the window flip-flop which performs the data separation function. During writing, the bit controller encodes the write data into a data and clock stream BC5Q(SDATAQ), sets the window flip-flop to the correct state using BC4Q(HBCLKQ) and UPQ(SDWINDOW), and provides a load signal DNQ(PCLOADQ) for the precompensation shift register.

The phase-locked loop (PLL), shown in Figure 4-11, consists of a phase detector, low-pass filter, voltage-controlled oscillator (VCO), a clock rate multiplier, the bit controller, and part of the BCREAD multiplexer. During write operations, the PLL synchronizes the VCO to a 6-MHz clock from the local processor. During read operations, the bit controller synchronizes the VCO to the incoming data stream producing a nominal 6-MHz clock which tracks the read data.



FIGURE 4-10. BIT CONTROLLER BLOCK DIAGRAM



FIGURE 4-11. PHASE-LOCKED LOOP BLOCK DIAGRAM

The VCO output is used directly (6 MHz) for standard-size diskettes or divided by two (3 MHz) for mini-sized diskettes by the rate multiplier. The read/write controller operates synchronous to the VCO output clock.

Typical phase detector timing for double-density read operations is shown in Figure 4-12. The phase detector inputs, UPQ(SDWINDOW) and DNQ(PCLOADQ) are used to cause phase corrections of 1, 2, or 3 bit controller clock periods. Note that the phase detector has negative-edge triggered inputs.

The bit controller state diagrams for writing single density (FM) and double density (MFM) are shown in Figures 4-13 and 4-15. The state transitions occur vertically from top to bottom of the diagram except as shown. The bit controller timing diagrams for writing FM and MFM are shown in Figures 4-14 and 4-16.

The bit controller state diagrams for reading FM and MFM are shown in Figures 4-17 and 4-18. In the absense of a data pulse from the disk drive, the state transitions occur vertically from top to bottom of the figure. If a data pulse occurs, the horizontal state transition path (if shown) is taken and the indicated phase correction is made (E^1 , E^2 , etc.) using UPQ(SDWINDOW) and DNQ(PCLOADQ)



(a) Data Occurs Early In Window





FIGURE 4-13. BIT CONTROLLER WRITE FM STATE DIAGRAM



FIGURE 4-14. WRITE FM TIMING



FIGURE 4-15. BIT CONTROLLER WRITE MFM STATE DIAGRAM



FIGURE 4-16. WRITE MFM



Unused States: OF, 16, 17

FIGURE 4-17. BIT CONTROLLER READ FM



FIGURE 4-18. READ MFM

4.7.3 Synchronization and Address Mark Detection

Synchronization and address mark patterns are recorded on the disk preceding ID and data fields. Synchronization patterns allow the phase-locked loop to lock into sync with the incoming data and provide a data and clock reference for bit synchronization. Address marks provide a reference for byte synchronization. Address marks are unique bit patterns which violate the encoding rules by deleting clock bits. The synchronization and address mark patterns for various recording formats are given in Table 4-13.

The synchronization and address mark patterns are detected by the sync/ precompensation PROM. The incoming clock bit pattern is shifted into an 8-bit shift register and decoded by the PROM. If a phase error condition exists during a synchronization pattern, the window flip-flop is held in the clock window state until the phase is correct. This process is shown in Figure 4-19. The sync detect, address mark detect, and phase error conditions are encoded into the AM+PHASERR and SYN+PHASERR signals for use by the word controller.

PATTERN	IBM-FM	IBM-MFM	TI-MFM
	FORMAT	FORMAT	FORMAT
Sync Data	0000000	0000000	01010101
Sync Clock	1111111	11111111	00000000
Track AM Data	11111100	11000010	
Track AM Clock	11010111	00010100	
ID AM Data	1111110	10100001	00001010
ID AM Clock	11000111	00001010	01010000
Data AM Data	11111011	10100001	00001011
Data AM Clock	11000111	00001010	01010000
Delete AM Data	11111000	10100001	
Delete AM Clock	11000111	00001010	
Synchronization Phase Error Clock Pattern	XXX00000	XXX00000	XX010101

TABLE 4-13. SYNCHRONIZATION AND ADDRESS MARK PATTERNS

NOTE

IBM-MFM address marks are repeated 3 times and followed by the appropriate IBM-FM address mark data pattern and normal clock pattern.

(a) IBM FORMAT	
CONTENTS OF CLOCK	XXXXX00 0000000 0000001 0000010
SHIFT REGISTER	📕 XXXX000 XXX0000 XX00000 X000000 🎽 🎽 🎽 0000101 0001011 0010111
BC4Q (HBCLKQ)	
BC5Q (SDATAQ)	
CLOCKWINDOW	
CLOCKSHIFT-	
AM + PHASERR	
SYN + PHASERR	7777

(b) TI FORMAT

CONTENTS OF CLOC	o101010
SHIFT REGISTER	xxxxx01 xxxx010 xxx0101 xx01010 x010101 🕴 1010100 0101000 1010000
BC4Q (HBCLKQ)	
BC5Q (SDATAQ)	
CLOCKWINDOW	
CLOCKSHIFT-	
AM + PHASERR	·/ ********************************
SYN + PHASERR	7777

*NOTE: False address mark detection will be ignored by read/write controller.

FIGURE 4-19. PHASE ERROR RECOVERY TIMING DIAGRAM

4.7.4 Precompensation

Data precompensation is a method of compensating for bit shift caused by the magnetic media. The write data is shifted in the direction opposite of the expected shift due to the media prior to recording the data. The precompensation process is performed by two 8-bit shift registers and a PROM (a 74LS166 at U63) which is also used for synchronization and address mark detection.

Data and clock bits are shifted into an 8-bit shift register. The shift register parallel outputs are encoded by the sync/precompensation PROM. The precompensation patterns are given in Table 4-14. The PROM outputs are loaded into another 8-bit shift register and shifted by a 6 MHz clock to produce a 167-nanosecond precompensation. The output shift register timing is shown in Figure 4-20.

ROM INPUT SIGNAL							RC	om ou:	TPUT	SIGN	AL	COMMENT	
RFMTWPCOMP	CR1	CR2	CR3	CR4	CR5	CR6	CR7	PCE	PCEO	PCO	PCLO	PCL	
1	X	X	0	0	1	0	0	0	1	1	1	0	On-Time
1	Х	Х	0	0	1	0	1	0	0	1	1	1	Late
1	Х	Х	0	0	1	1	0	0	0	1	1	1	Late *
1	X	Х	0	0	1	1	1	0	0	1	1	1	Late*
1	Х	Х	0	1	1	0	0	1	1	1	0	0	Early*
1	Х	X	0	1	1	0	1	1	1	1	0	0	Early#
1	Х	Х	0	1	1	1	0	0	1	1	1	0	On-Time*
1	X	Х	0	1	1	1	1	0	1	1	1	0	On-Time*
1	Х	Х	1	0	1	0	0	1	1	1	0	0	Early
1	X	X	1	0	1	0	1	0	1	1	1	0	On-Time
1	Х	Х	1	0	1	1	0	0	0	1	1	1	Late*
1	Х	Х	1	0	1	1	1	0	0	1	1	1	Late *
1	Х	Х	1	1	1	0	0	1	1	1	0	0	Early*
1	Х	Х	1	1	1	0	1	1	1	1	0	0	Early#
1	Х	Х	1	1	1	1	0	0	1	1	1	0	On-Time*
1	Х	Х	1	1	1	1	1	0	1	1	1	0	On-Time*
Х	X	Х	Х	Х	0	Х	Х	0	0	0	0	0	No Data
0	X	Х	Х	Х	1	X	X	0	1	1	1	0	Disabled

TABLE 4-14. ROM-GENERATED PRECOMPENSATION PATTERNS

NOTES

- 1. X is a don't care condition.
- 2. Patterns marked with an asterisk (*) do not occur for double-density (MFM) encoding.

VCO6MHZ	
DNQ (PCLOADQ)	
WDATA (EARLY)	
WDATA (ON-TIME)	
WDATA (LATE)	

FIGURE 4-20. PRECOMPENSATION SHIFT REGISTER TIMING

4.7.5 Word Controller

The word controller, shown in Figure 4-21, provides data synchronization on a 16-bit word basis. During reading, the word controller operates as a PROM-based controller to check for a synchronization pattern followed by an address mark before establishing word synchronization. The word controller read mode flowchart is given in Figure 4-22. If a phase error is encountered prior to word synchronization, the word controller corrects the window flip-flop using the PHASEGOOD signal. During writing, the word controller operates as a logic array. The word controller logic equations are given in Table 4-15.

The word controller provides the interface between the read/write controller and the local processor. When the read/write controller is accessed as a memory-mapped I/O device, the word controller causes the local processor to enter a wait state until the data transfer occurs by using the RWBUSYQ signal. If the processor is not accessing the read/write controller at the time when a data transfer must occur, the OVERRUN latch is set.

The word controller utilizes a 4-bit counter to count data bits. During data transfer, the counter is cleared and sixteen data bits are counted. During address mark transfer, the counter is set to eight and eight data bits are counted. When the counter carry occurs, data is transferred between the data shift register and the local processor. The word controller timing is shown in Figures 4-23, 4-24, and 4-25.



FIGURE 4-21. WORD CONTROLLER BLOCK DIAGRAM



NOTES

- 1. Binary States (000 to 110) are shown atop some rectangular blocks some blocks are left blank (used only to show state).
- 2. The final procedure block in the lower right is the last block to states 010, 100, and 110.

FIGURE 4-22. WORD CONTROLLER READ MODE FLOWCHART

PHASEGOOD = READENABLE * AM+PHASERR * SYN+PHASERR * (000 + 001 + 010 + 011) RWBUSY- = READENABLE * RWSELQ * BCTRLOAD + READENABLE- * RWSELQ * BCTRCARRY SETOVERRUN = READENABLE * RWSELQ- * BCTRLOAD * + READENABLE- * RWSELQ-* BCTRCARRY BCTRLOAD = READENABLE * (001 * SYN * AM- + 011 * BCTRCARRY * (SYN * AM)-+ 010 * AM * SYN- + 100 * (BCTRCARRY + AM * SYN-) + 110 * BCTRCARRY) + READENABLE- * RWSELQ * BCTRCARRY DCMDLOAD = RWBUSY- * RWREAD-

NOTE

Binary numbers (e.g. 011) represent the word controller state defined by the signals RW3Q, RW2Q, and RW1Q.



FIGURE 4-23. WORD CONTROLLER READ TIMING



FIGURE 4-25. WORD CONTROLLER READ TIMING-ADDRESS MARK DETECT

4.7.6 Control of Read and Write Operations

Read and write operations are controlled by the CRU output bits DDENSITY and RFMTWPCOMP and by the control register. Writing an ID or data field is accomplished by changing the control register contents while loading the data into the read/write controller. The ID field write timing is shown in Figures 4-26 and 4-28. Reading an ID or data field is accomplished by using the control register to start the word controller. The word controller detects the address mark, synchronizes the data, and starts the CRC checking process. The ID field read timing is given in Figures 4-29.

The CRC check output is latched in the CRCERROR flip-flop and held valid for one 16-bit word time. The CRCERROR signal must be sampled during this time at the end of a read operation. The CRC error latch timing is shown in Figure 4-30.

DATA BYTE	SYN SYN SYN SYN SYN AM1 ID1 ID2 ID3 ID4 CRC CRC 00 00
DCMDLOAD	
RESET-	
WRITEMARK	
ACCUMCRC	
PRESETCRC-	
WGATE	

FIGURE 4-26. ID FIELD WRITE TIMING - SINGLE DENSITY
DATA BYTE	X X SYN SYN SYN SYN SYN AM1 ID1 ID2 ID3 ID4 CRC CRC X X X X
RWBUSY	
RESET-	
READENABLE	
BCREAD	
READ	
RW3Q	
RW2Q	
RW1Q	
PHASEGOOD	
CRCERRORQ	
	FIGURE 4-27. ID FIELD READ TIMING - SINGLE DENSITY
DATA BYTE	SYN SYN SYN SYN A1 A1 A1 FE ID1 ID2 ID3 ID4 CRC CRC 00 00
DCMDLOAD	
RESET-	
WRITEMARK	
ACCUMCRC	
PRESETCRC-	
WGATE	

FIGURE 4-28. ID FIELD WRITE TIMING - IBM DOUBLE DENSITY



APPENDIX A

DISKETTE FORMATS AND CORRESPONDING DISK DRIVES

	Dis	k Drive	Format	ts
Diskette Formats	CDC 9404B	SA 400	SA 800	Qume DT-8
IBM Single Density/1 Side	Х	Х	X	Х
IBM Double Density/1 Side		X	x	X
TI Double Density/1 Side			x	X
IBM Single Density/2 Sides				X
IBM Double Density/2 Sides				X
TI Double Density/2 Sides				X

.



Notes: 1. This is the default format for bootstrap load with jumper J8 installed. 2. For Shugart 800 only.

FIGURE A-1. IBM SINGLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 1 OF 3 (SHUGART 800 ONLY)



Note: For CDC 9404B only.

FIGURE A-1. IBM SINGLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 2 OF 3 (CDC 9404B ONLY)



Note: For Qume DataTrak 8 only.

FIGURE A-1. IBM SINGLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 3 OF 3) (QUME DATATRAK 8 ONLY)

Hex Value



Note: For Shugart 800 only.

FIGURE A-2. IBM DOUBLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 1 OF 2 (SHUGART 800 ONLY)



Note: For Qume DataTrak 8 only.

FIGURE A-2. IBM DOUBLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 2 OF 2 (QUME DATATRAK 8 ONLY)



Note: For Shugart 800 only.

FIGURE A-3. TI DOUBLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 1 OF 2 (FOR SHUGART 800 ONLY)



Note: For Qume DataTrak 8 only.

FIGURE A-3. TI DOUBLE DENSITY DEFINE DRIVE FORMAT BLOCK, SHEET 2 OF 2 (FOR DATATRAK 8 ONLY)

Hex Value



FIGURE A-4. MINI SINGLE DENSITY DEFINE DRIVE FORMAT BLOCK

Hex Value



FIGURE A-5. MINI DOUBLE DENSITY DEFINE DRIVE FORMAT BLOCK

APPENDIX B

DISK DRIVE SPECIFICATIONS

TABLE B-1. MINI (5.25 INCH) FLOPPY DRIVE SPECIFICATIONS

<u>S</u>	ingle Density	Double Density	Measure
PERFORMANCE SPECIFICATIO	NS		
Diskette Capacity			
Per Surface	875	1750	kilobits
Per Track	25	50	kilobits
IBM Format			
Per Surface	71,680	143,360	bytes
Per Track	2,048	4,096	bytes
Per Sector	128	256	bytes
Transfer Rate			
Total	125	250	kilobits/sec
Data	81	162	kilobits/sec
Rotational Latency (Avg)	100	100	milliseconds
Seek Time			
Track to Track	40	40	milliseconds
Average	463	463	milliseconds
Settling Time	10	10	milliseconds
Head Load Time	75	75	milliseconds
FUNCTIONAL SPECIFICATION	<u>S</u>		
Rotational Speed	300	300	rpm
Recording Density (Insid	e	F160	b = 4
Track)	2001	5102	рт
Flux Density	5162	5162	fci
Track Density	48	48	tpi
Tracks	35	35	
Sectors per Track (Soft)	16	16	
Index	1	1	
Encoding Method	FM	MFM	•
Media Requirements (2			
Sided)	SA104	SA104	

TABLE B-2. STANDARD	(8]	INCH)	FLOPPY	DRIVE	SPECIF	FICATIONS
---------------------	-----	-------	--------	-------	--------	-----------

	Single Density	Double Density	Measure
PERFORMANCE SPECIFICAT	IONS		
Diskette Capacity Unformatted Per Surface Per Track	3.2 41.7	6.4 83.3	megabits kilobits
IBM Format Per Surface Per Track Per Sector	256,256 3,328 128	512,512 6,656 256	bytes bytes bytes
TI Format Per Surface Per Track Per Sector		576,576 7,488 288	bytes bytes bytes
Transfer Rate Total Data	250 159	500 318	kilobits/sec kilobits/sec
Rotational Latency (Av	g) 83	83	milliseconds
Seek Time Track to Track Average Settling Time Head Load Time	10 260 8 35	10 260 8 35	milliseconds milliseconds milliseconds milliseconds
FUNCTIONAL SPECIFICAIT	IONS	55	
Rotational Speed	360	360	rpm
Recording Density (Ins Track)	ide 3200	6400	bpi
Flux Density	6400	6400	fci
Track Density	48	48	tpi
Tracks	77	77	
Sectors per Track (Sof	t) 26	26	
Index	1	1	
Encoding Method	FM	MFM	
Media Requirements S	A100/IBM Diskette II	SA100/IBM Diskette	II

APPENDIX C

DISKETTE TRACK FORMATS

C.1 GENERAL

This appendix shows the format associated with the five formats compatible with the TM 990/303A floppy disk controller:

Format

Figure

Standard-size, single-density track format	C-1
IBM-compatible, standard-size, double-density track format	C-2
TI-compatible, standard-size, double-density track format	C-3
Mini-size. single-density track format	C-4
Mini-size, double-density track format	C-5

C.2 NOMENCLATURE

In the figures in this appendix, circled numbers are used to identify various fields and markers. These numbers represent the following:

- (1) <u>Sync Field</u>. This field synchronizes the diskette drive circuitry to the information being read from the diskette.
- (2) <u>AM1 (Address Marker 1)</u>. This marker identifies the information that follows as being the ID field.

(3) ID Field.

a. Formats other than TI double density. The ID field consists of four bytes of information identifying the address and size of the sector.

- First byte. Track number (00₁₆ thru 4C₁₆)
- Second byte. Head number $(00_{16} = \text{side } 0, 01_{16} = \text{side } 1)$
- Third byte. Record number with 1 record per sector (1 thru 26)
- Fourth byte. Physical record length in bytes:
 - 00₁₆ = 128 bytes 01₁₆ = 256 bytes

b. TI double density format. Three words as follows:



Cyclic Redundancy Check (CRC). The CRC is the 16-bit remainder value generated on a write data or write format operation by performing a polynomial division of the string of bits including the address mark and the data field using the following polynomial divisor:

 $x^{16} + x^{12} + x^5 + 1$

(4)

In addition, to reduce the possibility of a false CRC check, a partial remainder value of $FFFF_{16}$ is preset into the CRC generator prior to any CRC generation or checking operation.

During an ID location or read data operation, the address mark and following data, including the previously written CRC value, are again divided by the divisor polynomial. If the data does not contain any errors, the resulting remainder value in the CRC generator wil be 0000.

- (5) <u>Gap 2</u>. This contains the fixed number of gap data bytes.
- (6) <u>AM2 (Address Marker 2)</u>. This identifies the field that follows as being a data record or a deleted data record.
- (7) <u>Data Record</u>. A Data Record field contains the bytes of data.
- (8) Gap 3. This contains two bytes of binary zeroes followed by a variable number of gap data bytes.
- (9) <u>Gap 4B</u>. This is the pre-index gap which consists of a variable number of gap data bytes.
- (10) <u>Gap 4A</u>. This is the post-index gap which consists of a fixed number of gap bytes.
- (11) <u>Track AM</u>. This follows the index mark and identifies the start of a track.
- (12) <u>Gap 1</u>. This consists of two bytes of zeroes followed by a fixed' number of gap data bytes.



FIGURE C-1. STANDARD-SIZE, SINGLE-DENSITY TRACK FORMAT

.



NOTE

Shown above is for all tracks except track 0, side 0; track 0, side 0 shown in next page.

FIGURE C-2. IBM-COMPATIBLE STANDARD-SIZE DOUBLE DENSITY TRACK FORMAT (PAGE 1 OF 2)



NOTES

- 1. Shown above is track 0, side 0; other tracks on side 0 and all tracks on side 1 on previous page.
- 2. Shown are physical sector numbers. In this format for sector 0 only, only logical sectors 1 to 13 are present.

FIGURE C-2. IBM-COMPATIBLE STANDARD-SIZE DOUBLE DENSITY TRACK FORMAT (PAGE 2 OF 2)



FIGURE C-3. TI-COMPATIBLE, STANDARD-SIZE, DOUBLE-DENSITY TRACK FORMAT



FIGURE C-4. MINI-SIZE, SINGLE-DENSITY TRACK FORMAT



FIGURE C-5. MINI-SIZE, DOUBLE-DENSITY TRACK FORMAT

APPENDIX D

SCHEMATICS

















APPENDIX E

PROGRAMMING PROM FOR UNIQUE CRU ADDRESS

E.1 GENERAL

A program in the 74LS287 PROM in socket U13 of the TM 990/303A board is used to specify the CRU base addresses for communication through the Communication Register Unit (CRU) as described in section 3.3. Two base addresses are used, one to transfer address bytes of the Command List (hardware base address 0108_{16} or software base address 0210_{16}) and one to transfer command signals (hardware base address 0110_{16} or software base address 0220_{16}). These addresses are the result of the PROM monitoring address lines A3 to A10 and thus enabling/disabling the data transfer signal (DATASEL) or the command transfer signal (CMDSEL-) by its programmed contents. This means that the user can replace this PROM with another programmed PROM in order to use a different

To Disk Controller	CRU Bit and (Hardware Base Addresses)	From Disk Controller	Displacement From Hardware Base Addr
		······································	
LSB	Base + 0 (100)	0	
1	1	0	
Command	2	0	
List	3	0	
Address	4	0	
	5	0	
*	6	0	
MSB	7	0	
LSB	Base + 8 (108)	0	0
1	9	0	1
Command	А	0	[′] 2
List	В	0	3
Address	C	0	4
	D	0	5
*	E	0	6
MSB	F	0	7
COMMAND	Base + 10 (110)	0	8
0	11	0	9
CUE	12	0	10
0	13	ACCEPT	11
0	14	BUSY	12
INTERRRUPT ENA	.BLE 15	0	· 13
RESET	16	0	14
0	Base + 17 (117)	INTERRUPT ISSUED	15
COMMAND	18 (118)	0	
0	19	0	
CUE	1A	0	
0	1B	ACCEPT	
0	1C	BUSY	
INTERRRUPT ENA	BLE 1D	0	
RESET	1E	0	
0	Base + 1F (11F)	INTERRUPT ISSUED	

FIGURE E-1. CRU ADDRESS SCHEME FOR TRANSFERRING COMMAND LIST ADDRESS AS SHIPPED FROM FACTORY



FIGURE E-2. CRU ADDRESS NOMENCLATURE

CRU addressing scheme (the scheme as shipped is shown in Figure E-1). The relationship between the address bus, hardware base address, and software base address is shown in Figure E-2.

Note in Figure E-1 that the first eight CRU bits (at hardware base address 0100_{16}) are the address (data) bytes to be transferred serially to the disk controller. The next eight CRU bits (hardware base address 0108_{16}) are a repeat of the first eight bits. This is the same for the second 16 CRU bits which contain the command data for the address-byte transfer -- the first eight bits (hardware base address 0110_{16}) are repeated in the second eight bits (hardware base address 0110_{16}). The reason for the first eight bits being repeated is that address line A11 is not monitored in this address scheme. Only address lines A3 to A10 are decoded by the PROM at U13; thus, the value on A11 is not taken into consideration for the CRU address. If the value on A3 to A10 remains the same while A11 is toggled, the PROM output remains the same. Because of this, there are 16 bits in the center of the 32-bit scheme that appear for programming ease to be contiguous and which can handle both the data (address bytes) and command transfer through the CRU.

E.2 PROM INPUT/OUTPUT

Input to the PROM consists of the address lines A3 (most significant bit or MSB) to A10 (least significant bit or LSB). Output of the PROM consists of a four-bit "nibble," of which only the MSB (D04) and the LSB (D01) are connected to the board logic. The middle outputs (D02 and D03) are not connected. Input and output pins on the PROM are shown in Figure E-3.

Data outputs are:

- DO4 is DATASEL for transfer of the data address byte
- DO1 is CMDSEL- for transfer of command bits.

The arrangement of bus address line to PROM address input is not straightforward; that is, the most significant bus address line A3.B is not connected to the most significant PROM address input line H. Because of this, the user must take care in interpreting his address line values corresponding to the internal PROM address. This correspondence of bus address line to PROM address is shown in Figure E-4.



FIGURE E-3. PROM U13 ADDRESS INPUT AND DATA OUTPUT PINS

E.3 REQUIRED DATA OUTPUT

In order to effect correct data transfer and command transfer, the following values must be on DO1 and DO4 (DO2 and DO3 can be treated as "don't cares").

•	Select data transfer:	DO 1	(CMDSEL-)	= 1
		D04	(DATALEL)	= 1
•	Select command transfer:	D01	(CMDSEL-)	= 0
		D04	(DATASEL)	= 0
•	All other times:	D01	(CMDSEL-)	= 1
		D04	(DATASEL)	= 0

In other words, for data transfer, the nibble output will be $1XX1_2$ (with X as a don't care), for command transfer, the nibble output will be $0XX0_2$, and for all other times the nibble will be $0XX1_2$ (using zeroes for don't cares, these would be respectively the values 9, 0, 1).

E.4 CONSIDERATIONS

The software base address must be a value between 0020_{16} (hardware base address 0010_{16}) and $1FE0_{16}$ (hardware base address $0FF0_{16}$). Note that the nibble in R12 consisting of bits 8 to 11 must be an even value (i.e., bit 11 is not decoded).

Because address line A11.B is not decoded, the user selects a CRU area consisting of 16 CRU bits for each address input, even though only eight bits are to be transferred. This results in the duplication of purpose of the CRU process as shown in Figure E-1. As shown in that figure, a software base address of 0200_{16} or 0210_{16} can be used for transferring the Command List address. Thus a total CRU address space of 32 CRU bits is needed for both the data transfer and the command transfer (each at their own CRU address). As shipped, the data transfer uses CRU software base address 0200_{16} and command transfer uses CRU software base address of convenience, software base addresses 0210_{16} (for data) and 0220_{16} (for command) can be used for the programmer to make one contiguous CRU address space.

E.5 DETERMINE THE PROM ADDRESSES TO BE CODED

Use the following steps to determine to PROM addresses and their respective codes:

- 1) Compute the desired CRU hardware base address (in register 12, this is bits 3 to 14) or CRU software base address (all 16 bits).
- 2) Insert the hardware base address into the 12 blanks of R12 as shown at the top of Figure E-4. Note that only the values in R12 bits 3 to 10 are relevent since only these will be decoded by the PROM address input lines. Do not enter values for R12 bits 0-3 or 11-15.
- 3) Following the lines between R12 and the PROM, copy the same binary values into the PROM address input boxes. The resulting eight-bit value will be the PROM address at which to program the respective nibble contents as explained in section E.3.



FIGURE E-4. INTERPRETING HARDWARE BASE ADDRESS AS ADDRESS INPUT TO PROM AT U13

E.5 EXAMPLE 1

- Desired software base address for data transfer: 0320₁₆
- Desired software base address for command transfer: 034016

The results are shown in Figure E-5.



(b) Determine Command Transfer PROM Nibble Contents (Sftwr Base Addr 0340_{16})

Note: program all other PROM addresses with 00012.

FIGURE E-5. EXAMPLE 1 RESULTS

E-5
E.6 EXAMPLE 2

- Desired software base address for data transfer: 1200₁₆
- Desired software base address for command transfer: OFE016

The results are shown in Figure E-6.



(a) Determine Data Transfer PROM Nibble Contents (Sftwr Base Addr 1200_{16})



Result: Program PROM address F716 with 00002.

(b) Determine Command Transfer PROM Nibble Contents (Sftwr Base Addr $0FE0_{16}$)

Note: Program all other PROM addresses with 00012.

FIGURE E-6. EXAMPLE 2 RESULTS

E-6

APPENDIX F

PIN LIST FOR CONTROLLER-TO-DRIVE CABLES

Pin at Connector	Pin at Disk	
P4	Drive	Signal
P4-2	2	LOW CURRENT (Not used by Shugart models)
P4-4	4	E51 (unpopulated jumper pin)
P4-6	6	E52 (unpopulated jumper pin)
P4-8	8⁺	MOTORON-
P4-10	10	TWOSIDED-
P4-12	12	DISKCHANGE-
P4-14	14	SIDESELECT-
P4-18	18	HEADLOAD-
P4-20	20	INDEX-
P4-22	22	DRIVEREADY-
P4-24	24	SPAREINPUT-
P4-26	26	DSELECT1-
P4-28	28	DSELECT2-
P4-30	30	DSELECT3-
P4-32	32	DSELECT4-
P4-34	34	DIRECTION-
P4-36	36	STEP-
P4-38	38	WRITEDATA-
P4-40	40	WRITEGATE-
P4-42	42	TRACKZERO-
P4-44	44	WRITEPROTECT-
P4-46	46	READDATA-

TABLE F-1. PIN LIST FOR TM 990/527 CABLE FOR MODEL 800 DRIVE

NOTES:

- 1. All odd-numbered lines are tied to ground. Odd-numbered pins at connector P4 are on the bottom side of the PC board.
- 2. Note that the dash number at connector P4 is the pin number at the disk drive edge connector.
- 3. Jumper pins E50, E51, and E52 are <u>not</u> provided on the board as shipped; instead plated through holes are connected to the pins at connector P4. These are provided for future use.
- 4. Pin 2 at connector P4 is connected to the color-coded ribbon-cable edge.

TABLE F-2. PIN LIST FOR TM 990/535 CABLE FOR MODEL 400 DRIVE

50-Pin ¹ Connector P4	34-Pin ² Output at P5	Signal
P4-8 P4-20 P4-26 P4-28 P4-30 P4-34 P4-36 P4-38 P4-38 P4-40 P4-42 P4-44 P4-44	P5-16 P5-8 P5-10 P5-12 P5-14 P5-18 P5-20 P5-22 P5-24 P5-26 P5-28 P5-28 P5-30	MOTORON- INDEX- DSELECT1- DSELECT2- DSELECT3- DIRECTION- STEP- WRITEDATA- WRITEGATE- TRACKZERO- WRITEPROTECT- READDATA-

NOTES

- 1. PC board 1600134-0001 is connected to the 50-pin connector at P4 to provide cross-over wiring to a 34-pin output compatible with the 34-pin connector at the model 400 (mini) disk drive. This interface board is included as part of the 34-wire cable, TM 990/335. P5 is the 34-pin output of this interface board.
- 2. The dash number at P5 is the corresponding pin number at the disk drive connector. P5 is the 34-pin output of this interface board.
- 3. Odd-numbered pins are connected to ground only. Those odd-numbered ground pins in the cable are P4-7 (P5-1), P4-11 (P5-3), P4-19 (P5-5), P4-21 (P5-7), and the odd numbers from P4-25 to P4-45 (P5-9 to P5-29) inclusive.
- 4. Pin 2 at connector P4 is connected to the color-coded ribbon-cable edge.

APPENDIX G

PARTS LIST

1

Symbol	Description	Qty
C01, C02 C03, C04 C05 C06 C07, C08 C09 C10 C11-C63	Capacitor, 68.0 uFd, 15 V, 10% Capacitor, 22.0 uFd, 15 V, 10% Capacitor, 0.10 uFd, 50 V, 5%, ceramic Capacitor, 39.0 pFd, 500 V, 5%, mica Capacitor, 270.0 pFd, 500 V, 5%, mica Capacitor, 0.010 uFd, 100 V, 10%, ceramic Capacitor, 22.0 pFd, 200 V, 10%, ceramic Capacitor, 0.047 uFd, 500 V, +80%/-20%, axial lead	2 2 1 2 1 2 1 53
CR1	Diode, silicon zener, 1%, 5V (E7918)	1
DS1-DS3	Optoelectronic device, TIL 220	3
L1 L2	Coil, RF, 0.33 uH, phenolic core Coil, RF, 100 uH, 4.5 ohm, 133 mA	1
R01-R04, R23,	R26,	
R28, R30-R32 R5, R36 R6 R07-R10 R11 R12-R19 R20, R37-R40 R21, R22, R24,	Resistor, 1.0 kilohm, 5%, 0.25 W Resistor, 4.7 kilohm, 5%, 0.25 W Resistor, 2.2 kilohm, 5%, 0.25 W Resistor, 15 ohm, 5%, 0.25 W Resistor, 68 ohm, 5%, 0.25 W Resistor, 150 ohm, 5%, 0.25 W Resistor, 330 ohm, 5%, 0.25 W	10 2 1 4 1 8 5
R_{34}, R_{35}	3, Resistor, 10 kilohm, 5%, 0.25 W	9

Symbol	Description	<u>Qty</u>
U01 U02 U03-U06 U07-U12, U14 U13 U15 U16 U17 U18, U41 U19, U20 U21	EPROM, TMS 2716 EPROM, TMS 2716 Static RAM, TMS 4045 (alternate is 2114) IC. SN74LS374N PROM, CRU decode, 74S287 IC, SN74S241N IC, SN74LS240N Network, SN74LS132N Network, SN74LS132N Network, SN74S114N IC MCH024P	1 4 7 1 1 1 2 2
U22 U23 U24 U25 U26 U27, U64	IC, MC4044P IC, SN74LS259N IC, SN74S09N Network, SN74S32N Network, SN74S02N Network, SN74S112N	1 1 1 1 1 2
U28 U29 U30 U31 U32 U33, U34, U35	Network, SN74S74N Network, SN7409 Network, SN74LS138N TIM 9904 four-phase clock generator driver Microprocessor, TMS 9900 IC, SN74LS299N	1 1 1 1 1 3
U36, U66 U37, U65 U38 U39, U46, U51 U40, U53	Network, SN74LS00N Network, SN74LS74N PROM, data separator, 74S471 IC, SN74LS273N Network, SN74LS157N DBOM presserve data 745289	2 2 1 3 2
U43, U49 U44 U45 U47 U48 U52	IC, SN74LS251N Network, SN74LS08N PROM, read/write controller, 74S471 IC, SN74LS161N TMS 9901 programmable systems interface Network, SN74LS151N	1 1 1 1 1
U55 U56, U58 U57 U61 U62 U63	IC, CRC Generator, FCD 9401 Network, SN74LS145 Network, SN7438N IC, SN74LS241N IC, SN74LS164N PROM, sync/precomp,74S471 IC, SN74LS166N	1 2 1 1 1 1
Υ1	Crystal, quartz, 48 MHz, 0.005 %, 3d overtone (HC-18U)	1
Jumper Plugs	These plugs are available from: Berg Electronic, Inc. Rt. 3 New Cumberland, Penn. 17070 Berg part number 65474-005	

APPENDIX H

DEMONSTRATION SOFTWARE

H.1 GENERAL

Optional TM 990/425 demonstration software is available for verifying the correct operation of the TM 990/303A floppy disk controller. The software is provided on two TMS 2716 EPROM chips which can be plugged into the EPROM memory areas on the TM 990/10X microcomputer board or the TM 990/201 memory board. The demonstration software has two RAM memory requirements: 1) The CPU board must be configured for TIBUG (i.e., RAM at $F800_{16}-FFF_{16}$), and 2) a 4K block of RAM beginning at $F000_{16}$ or lower. This software is executed under the TIBUG monitor and uses the I/O utilities provided by the monitor. An assembly listing of the demo software is provided as part of this appendix.

The software is completely position independent in that it can be plugged into any location on the address map (except those locations which are reserved such as TIBUG workspaces, interrupt vectors, or load vectors). The entry point is the first address occupied by the EPROM module. The 4K block of RAM can start on any 4K memory boundry except those used by TIBUG and the demonstration software.

The TM 990/303A demonstration-software structure is shown in Figure H-1.



FIGURE H-1. TM 990/303A DEMONSTRATION SOFTWARE STRUCTURE

H.2 INSTALLATION

The EPROM's can be inserted on either the TM 990/10X microcomputer board or on the TM 990/201 memory board.

H.2.1 Installation on Microcomputer Board

- a. Turn off power to the system. Remove TM 990/10X board.
- b. Remove any EPROM's installed in sockets U43 or U45. Leave the TIBUG EPROM's installed in sockets U42 and U44.
- c. Set jumper J2 to 2716.
- d. Set jumper J4 to 16 (indicating 2716). Jumper J3 should remain set at 08 (setting for the TIBUG EPROM's).
- e. Install the demo EPROM marked U43 in socket U43. Install the demo EPROM marked U45 in socket U45.
- f. Install the board into the system and reapply power.
- g. Call up the TIBUG monitor (toggle the microcomputer board RESET switch and press the character A on the keyboard).
- h. Using the R command, set the Program Counter (P=) to 1000_{16} or to the first location in the demonstration software.
- i. Using the E command, execute the software demonstration program.

?R W=FFC6 P=2000 1000 ?E ??

H.2.2 Installation on the TM 990/201 Memory Board

a. Turn off power to the system. Remove the memory board.

- b. On the memory board, place the two TMS 2716 demonstration software chips on adjacent horizontal EPROM sockets (e.g., U56 and U64) with the lowest numbered chip going to the lowest numbered socket (e.g., the U43-marked chip in U56 and the U45-marked chip in U64).
- c. Install jumper J2 on the memory board to the SLOW position.
- d. Set switches 1 to 4 at S1 to a configuration corresponding to placement of the chips in the memory map. For example, if the sockets U56 and U64 are used (this is EBLK7), then any one of the settings can be used (see the TM 990/201 memory board user's guide). EBLK7 is mapped

into every memory map configuration selected by switches 1 to 4. The only difference is the beginning address. For example, with switches 1-4 set to OFF-ON-ON, EBLK7 starts at address 2000. This being the case, the demonstration software can be executed with the following interaction with TIBUG.

> ?R W=FFC6 P=01A4 2000 ?E

H.3 DEMONSTRATION SOFTWARE COMMANDS

When the demonstration software is executed, it outputs an opening message that prompts (??) the user to enter one of the eight one-character commands. The eight commands are explained in the following paragraphs.

The opening banner message is shown below:

?E
TM 990/303 DEMO SOFTWARE REL. 1.1 02/28/80
EPROM AT >2000 DEMO RAM AT >E000
??

The location of the EPROM and RAM being used are printed so that the user can compare the listings to the contents of memory.

H.3.1 Help Command (H)

To obtain a list of the eight one character commands observed by the demonstration software, enter the H command. The following list will be output:

??H COMMANDS

H = HELP, PRINT HELP MESSAGE
Q = QUIT, RETURN TO TIBUG
I = INITIALIZE DEMO SOFTWARE, INTERACTIVE USER INITIALIZATION
C = COMMAND ISSUER, USER MAY INTERACTIVELY ISSUE COMMANDS TO THE
DISK CONTROLLER
X = BLOCK DATA TRANSFER
P = INITIALIZE RAM MEMORY WITH PATTERN
V = MEMORY TO MEMORY DATA COMPARE
F = FORMAT DISKETTE
??

H.3.2 Initialize Demo Software Command (I)

This command allows the user to initialize demonstration software parameters. This command will be entered when an 'I' is typed in response to the prompt (??).

The following six questions will be asked with the operator entries shown.

??I UNIT TO BE TESTED (0/1/2/3,DEF=0) ? SOFTWARE CRU BASE OF /303 (DEF = >200) ? USE MASS STORAGE MODE (Y/N,DEF=Y) ? USE INTERRUPTS (Y/N,DEF=N) ? HALT ON ERROR (Y/N,DEF=Y) ? PRINT ON ERROR (Y/N,DEF=Y) ? Y ??

If the operator does not enter one of the acceptable entries (e.g., Y/N, 0/1/2/3) the question will be asked again. There are no default answers for these questions. If the operator does not initialize the system prior to executing the FORMAT or COMMAND ISSUER commands, the initialization questions will be asked. The operator will have to initialize the system every time the demo software in entered from the TIBUG monitor.

H.3.2.1 UNIT TO BE TESTED (0/1/2/3, DEF=0) ?

The unit to be tested refers to the disk drive the demo software will issue commands to in the FORMAT command. The controller is able to talk to a maximum of four (DS1 to DS4 as jumpered) drives provided they are connected to the controller via the daisy chain ribbon cable. If the user specifies a disk drive that is not present, errors will occur during the execution of commands. Units 0 to 3 correspond to DS1 to DS3.

H.3.2.2 SOFTWARE CRU BASE OF /303 (DEF = >200) ?

The host system has a CRU interface to the TM 990/303A board. The default (as shipped) CRU address of the the TM 990/303A board is hexadecimal 200. If the user decides to move the the TM 990/303A board to another position in the CRU map, this question provides a means of testing the board at the new location.

H.3.2.3 USE MASS STORAGE MODE (Y/N, DEF=Y) ?

Data on the floppy disk may be addressed in two modes; mass storage mode, and the physical mode. The answer to this question will determine what questions will be asked when using the COMMAND ISSUER (C) command in the demonstration software.

H.3.2.4 USE INTERRUPTS (Y/N,DEF=N) ?

The use of interrupts is primarily dependent upon the system software. The response to this question will also determine if commands issued via the COMMAND ISSUER will use interrupts. When executing with interrupts the controller will generate an interrupt upon completion of each command. When using the demo software the user should have jumper J3 on the TM 990/303A board set for interrupt 2. The demo software will be able to report whether errors occurred when they were expected. The demo software will also fill the intermediate interrupt vectors with the correct address of the demo software interrupt service routine.

H.3.2.5 HALT ON ERROR (Y/N, DEF=Y) ?

An affirmative answer to this question will cause control to return to the demo command scanner when an error occurrs when a command is sent to the controller. This question affects commands issued to the controller from both the FORMAT and COMMAND ISSUER routines. When running the FORMAT command it is desirable to halt when errors occur. However when using the COMMAND ISSUER and looking at signals with the oscilliscope it may be desirable to continue looping even though an error has occurred.

H.3.2.6 PRINT ON ERROR (Y/N, DEF=Y) ?

An affirmative answer to this question will allow error messages to be printed when an error occurs. When monitoring signals with an oscilliscope it may be desirable to not print messages since this would make synchronization harder.

H.3.3 QUIT (Q)

This command allows the operator to return to the TIBUG monitor.

H.3.4 COMMAND ISSUER (C)

This command allows the user to interactively issue commands to the disk controller. The user may build up to 10 command lists prior to issuing them to the disk controller. The user will be prompted by the demo software to enter all the information required to build up a command list. The unit specified in the Initialize (I) command will not be used in building lists for this command(C). Failure to initialize the system prior to using the Command Issuer, will cause the system initialization questions to be asked. Shown below are the questions as asked by the Command Issuer using both storage modes of data addressing.

Mass storage mode:

??C COMMAND # (0- >10) ? 0 UNIT # (0/1/2/3,DEF=0) ? 0 DATA VERIFY ON READ/WRITE (Y/N,DEF=N) ? N MSW DISK STORAGE ADDRESS (0- >7FFF) ? 0 LSW DISK STORAGE ADDRESS (0- >FFFE) ? 0 BYTE COUNT ? 0 MEMORY MAP ADDRESS (0- >F,DEF=F) ? F MEMORY ADDRESS (0- >FFFE) ? 4000 COMMAND # (0- >10) ? Carriage return CHECK STATUS (Y/N,DEF=Y) ? Y LOOP THRU COMMAND CHAIN (Y/N,DEF=N) ? N EXECUTE (Y/N,DEF=Y) ? Y ?? ??C COMMAND # (0 - >10) ? 0 UNIT # (0/1/2/3, DEF=0) ? 0 DATA VERIFY ON READ/WRITE (Y/N, DEF=N) ? N TRACK NUMBER (0 - >4C OR 0 - >22) ? 0 SURFACE (0 OR 1, DEF = 0) ? 0 SECTOR (1 - >1A OR 1 - >10) ? 1 BYTE COUNT ? MEMORY MAP ADDRESS (0 - >F, DEF=F) ? F MEMORY ADDRESS (0 - >FFFE) ? 4000 COMMAND # (0 - >10) ? Carriage return CHECK STATUS (Y/N, DEF=Y) ? Y LOOP THRU COMMAND CHAIN (Y/N, DEF=N) ? N EXECUTE (Y/N, DEF=Y) ? Y ??

When the demo software types out a prompt(??) after a command has been issued to the controller the user may inspect the command list issued to the controller by looking at memory starting at the RAM memory location printed in the opening banner.

H.3.4.1 COMMAND # (0- >10) ?

The command number refers to one of the 17 commands that may be issued to the disk controller. These commands are discussed in section 3.4.3 of this manual. If a larger value than 10 hexadecimal is entered, the user will be asked the question again. The value is placed in the most significant byte of word 2 of the command list. If a carriage return is entered, the building of command lists cease. If a carriage return is entered as the response to the first time this question is asked, the user will be prompted (??) again. If a carriage return is entered after one or more command lists have been built the 'status, loop, and execute' questions will be asked. The demo software will automatically handle the chain pointers (words 8 & 9) if more than one list is built up.

H.3.4.2 UNIT (0/1/2/3, DEF=0) ?

The unit entered is the disk drive the particular command list will be issued to. This allows the user to issue command lists to different drives when chaining command lists (H.3.4.10). If the value entered is larger than 3, the question will be asked again. The value entered here will be placed in the two least significant bits of word 2 of the command list.

H.3.4.3 DATA VERIFY ON READ/WRITE (Y/N,DEF=N) ?

An affirmative answer to this question makes bit 9 in word 2 of the command list equal to a one. This bit is interrogated by the read and write data commands to compare the data read from or written to the disk to the data in host memory. All other commands ignore this bit. If a 'Y' or 'N' is not entered as the answer, the question will be asked again. H.3.4.4.1 MSW DISK STORAGE ADDRESS (0->7FFF) ?

If the user decided to use the mass storage mode this address is the most significant 16 bits of the 31 bit mass storage address used to determine where the head is positioned and the data is transferred to or from. If the value is larger than 7FFF hexadecimal is entered, only the 15 least significant bits will be used as an address.

H.3.4.4.2 TRACK NUMBER (0->4C OR 0->22) ?

If the user decides to use the physical storage mode of addressing this question asks for the track number. This track number is the physical track location where the head will be positioned. This value is logically 'OR'ed with hexadecimal 8000 and placed in Word 3 of the command list. The numbers shown in parentheses are the allowable tracks for a standard and mini size diskette respectively using IBM formats.

H.3.4.5.1 LSW DISK STORAGE ADDRESS (0->7FFE) ?

When using the mass storage mode of addressing, this value is the least significant 16 bits of the 31-bit address that is used to determine head positioning and data transfer address. If a value is entered in which the least significant bit is a 1, it will be ignored because the address needs to be on a word boundary. The user is cautioned that the 31 bit mass storage address must be on a sector boundary.

H.3.4.5.2 SURFACE (0 OR 1, DEF=0) ?

The physical storage mode of addressing requires that the user decide which side of the disk is going to be addressed. The user should be aware of the type and model of drive that is being used. All drives will have a surface 0. This value will be placed in the most significant byte of Word 4 of the command list that is being built by the demonstration software.

H.3.4.5.3 SECTOR (1 - > 1A OR 1 - > 10)?

In the physical storage mode Word 4 also contains the sector number in the least significant byte. When this hexadecimal number is entered it is combined with the surface and placed in Word 4 of the command list. Hexadecimal 1A and 10 are the maximum sectors/track on a standard and mini diskette respectively.

H.3.4.6 BYTE COUNT ?

The byte count refers to the amount of data to bt transferred to or from the disk controller. When specified in a read or write operation, this hexadecimal value should be a multiple of one sectors data length.

H.3.4.7 MEMORY MAP ADDRESS (0->F,DEF=F) ?

The memory map address is the four most significant bits of the twenty bit address space where data will be transferred to or from by the controller. When the demo software is used with the TM 990/201 memory board, this value should be zero. When used with the TM 990/203 memory board this value should be F. If a map address larger than hexadecimal F is entered, the question will be asked again.

H.3.4.8 MEMORY ADDRESS (0->FFFE) ?

This memory address is the least significant 16 bits of the memory storage address where data will be transferred to or from the controller. The demo software will automatically force the least significant bit to zero (word boundary). The user should be cautioned not to transfer data from the controller to addresses occupied by EPROM and RAM workspace areas used by the demo software and TIBUG.

H.3.4.9 CHECK STATUS (Y/N,DEF=Y) ?

An affirmative answer to this question will cause the status bits in command list words 0 and 1 to be examined. If there are errors and the 'PRINT ON ERROR' questioned was answered 'Y', the error message will be printed. If neither a 'Y' or 'N' is entered, the question will be asked again.

H.3.4.10 LOOP THRU COMMAND CHAIN (Y/N, DEF=N) ?

This question gives the user the choice of executing the built command list(s) only once or over and over. If the lists are executed repeatedly it can only be stopped by halting on an error if an error occurs or by depressing the ESCape key on the users terminal. This looping mechanism allows the user to look at signals with an oscilliscope. If an allowable response(Y/N) is not entered the question will be repeated.

H.3.4.11 EXECUTE (Y/N, DEF=Y)?

This is the last question the user must answer before the chain of command lists can be executed. If the user answers with a 'N' the user will be prompted(??) and the command list(s) will not be executed. This last question is an escape if an error was made in the building of the command lists.

H.3.4.12 Error Messages.

The TM 990/303A demonstration software will report errors when an unexpected condition exists between the host system and controller, or when an error is reported back from the disk controller. For error messages to be reported on the user terminal, the operator must give an affirmative answer to the 'PRINT ON ERROR (Y/N)?' question asked during initialization (H.3.2.6). Any operation with the controller may be halted if the user gives an affirmative answer to the 'HALT ON ERROR' question asked during initialization (H.3.2.5). By answering negative to both of these questions the user may set up command loops for scoping electrical signals without time between disk commands for error printing. Many error messages do not indicate a malfunction of the disk controller, but could be caused by improper configuration of the system. This should be able to determine if the controller board is operational by examining the LED indicator lights on the edge of the board (see section 2.9 for LED use).

H.3.4.12.1 CONTROLLER WOULD NOT ACCEPT LIST ADDRESS

This error occurs when the host attempts to transfer the address of the command list to the controller via the Communications Register Unit (CRU). If the controller does not respond to this address transfer initiation the above message will be printed on the user's terminal. Prior to the address transfer the controller 'BUSY' signal should indicate a not busy state. Some possible causes of this error are: a) no disk controller board is in the system, b) the CRU address at which the controller responds may different than that used in the device service routine, c) the controller board may be malfunctioning. The user may attempt to correct this state by resetting the controller via the CRU.

H.3.4.12.2 CONTROLLER BUSY- COMMAND NOT ISSUED

This error occurs when the host device service routine attempts to transfer a command list address but the 'CONTROLLER BUSY' signal generated by the disk controller indicates the controller is busy and cannot accept the list address. One possible cause of this error is attempting to initiate a list address transfer while the disk controller is processing another command list. Another possible cause of this error is a disk controller malfunction. The user can attempt to rectify this condition by resetting the disk controller.

H.3.4.12.3 COMMAND DID NOT COMPLETE IN 25 SECONDS

This error occurs when the disk controller fails to turn on the 'OPERATION COMPLETE' bit in Word 0 of the command list in 25 seconds after the list address was transferred to the controller. Most commands should be completed by the disk controller in a few seconds, however 25 seconds is adequate time to allow the disk controller to attempt several retries to overcome error conditions. If the controller does not complete a command in 25 seconds the controller will also be in the busy state and must be reset. One cause of this error is a controller malfunction.

H.3.4.12.4 COMMAND DID NOT INTERRUPT UPON COMPLETION

This error occurs when a command completes but does not interrupt the host. To issue commands which interrupt the host upon completion, the user must answer affirmative to the initialization question 'EXECUTE USING INTERRUPTS' (H.3.2.4). If this is not done this error will never occur. If the user desires to use interrupts, he should make sure all conditions allowing interrupts are set up correctly. This error is an indication of controller malfunction or improper interrupt jumper setup.

H.3.4.12.5 UNEXPECTED INTERRUPT FROM CONTROLLER

2

This error occurs when an interrupt from the controller occurs but is not expected. If the user does not desire interrupts from the controller he needs to answer the question discussed in the previous section negatively. Again the user should make sure that the conditions for interrupts to occur are not setup. This error is an indication of a disk controller or system configuration malfunction.

H.3.4.12.6 NO RAM EXISTS, CANNOT USE DEMO

This error can occur immediately after the demonstration software is entered from TIBUG. This error identifies an error in the memory map configuration in that the demonstration software could not find a 4K block of memory to use. If this error occurs, the user should turn the power off, extract the CPU and memory boards and recheck the jumpers and switch configurations. This error does not indicate any problem with the controller or disk drive.

H.3.4.12.7 BAD EPROM, CANNOT USE DEMO

This error can also occur immediately after the demonstration software is entered from TIBUG. This error indicates that the contents of the demonstration software EPROMs are incorrect. The contents of the EPROMs are verified by performing a checksum on the contents of the EPROM. When this occurs the user should not use the demonstration software because the results will be unpredictable.

H.3.4.12.8

*** ERROR UNIT: X COMMAND: XX HOST ADDR: XXXXX STORAGE ADDR: XXXXXXXX LENGTH: XXXX DRIVE STATUS: XX

BITS: OC ER IE DE ID OR SE UE OL WP SI ST BC X X X Х Х Х Х Х Х Х Х Х Х

This error message is returned to the user when an error occurs when using the "C" command to issue commands to the disk controller. This error message will only be printed if the "PRINT ON ERRORS" prompt was answered affirmatively during initialization. The first line of the message tells the user what disk drive is being addressed and what command was issued to it. This is a great deal of help if several commands are chained together which deal with more than one unit. The data for this line is extracted from word 2 of the command list. The second line shows the source or destination address in the host memory where data is written to or from. The host address is extracted from words 6 and 7 of the command list. The second line also shows the disk storage address for the attempted command. This is the contents of words 3 and 4 of the command list. The length shown represents the amount of actual data transferred. This is the value returned to the controller in word 5. The drive status on the second line is returned by the controller and represents the lines of the disk drive as read by the controller (see section 3.4). The last three lines of this error message are a breakout of the error bits in words 0 and 1 of the command list which are returned from the controller. Section 3.4 provides an in-depth discussion of these error bits. The value of the error bits (0 or 1) will appear direcly below the error bit synonyms.

H.3.5 FORMAT DISKETTE (F)

This command allows the user to format diskettes on the drive specified during initialization. This command will only format single sided diskettes. If the initialization questions have not been answered prior to entering this command, they will be asked. Shown below are the prompts for the format diskette command.

??F
NUMBER OF SIDES (1 OR 2,DEF=1) ?
SIZE OF DISKETTE (8 OR 5 IN,DEF=8) ?
FORMAT: 0 = IBM SINGLE, 1 = IBM DOUBLE, 2 = TI DOUBLE (DEF=0) ?

With the information gained from initialization and the above prompts command lists will be built to define the drive parameters and format the diskette.

H.3.5.1 NUMBER OF SIDES (1 OR 2, DEF=1) ?

This question refers to the number of usable sides on the diskette to be formatted. The combination of two sides and mini diskettes is illegal, and the user will be prompted again.

H.3.5.2 SIZE OF DISKETTE (8 OR 5 IN, DEF=8) ?

The answer to this question tells the demonstration software whether a mini (5 in.) or standard (8 in.) diskette is being used. This information also defines the number of tracks to be formatted. If a value other than 5 or 8 is entered, the prompt will be asked again.

H.3.5.3 FORMAT: 0 =IBM SINGLE, 1 = IBM DOUBLE, 2 = TI DOUBLE (DEF=0) ?

The type of format specified determines how the disk is addressed, the amount of data per sector, and the storage capacity of the diskette. If a value larger than 2 is entered this prompt is asked again. The diskette size of 5 inches and the TI DOUBLE format is an illegal combination and will cause both prompts to be asked again. After both prompts have been answered the demonstration software will attempt to format the diskette.

H.3.6 BLOCK TRANSFER ROUTINE (X)

This command is entered from the demonstration software command scanner by entering the character 'X'. This command allows the user to move a block of data from one memory location to another. The user will be prompted for the source address, destination address, and the number of bytes to be transferred. The user should terminate all entries with a space character. All entries are hexadecinal and must be an even number. Shown below are the prompts for this command.

> ??X SOURCE = XXXX DEST = YYYY LENGTH = LLLL ??

The user should terminate all entries with a space character.

H.3.7 INITIALIZE RAM MEMORY WITH PATTERN (P)

This command is entered from the demonstration software command scanner by entering the character 'P'. This command allows the user to initialize memory with a data pattern. This command is useful for initializing memory before read and write operations. The user will be prompted for a memory address, byte count, and data pattern. All entries are in hexadecimal and are terminated with a space character. The start address and byte count must be even numbers. Shown below are the prompts for this command.

??P
ADDR1 = XXXX LENGTH = LLLL PATTERN = PPPP
??

H.3.8 MEMORY TO MEMORY DATA COMPARE (V)

This command is entered from the demonstration software command scanner by entering the character 'V'. This command allows the user to verify the contents of two blocks of memory by comparing the contents of the two blocks on a word by word basis. If two corresponding memory locations do not have the same contents an error message is printed. This command is very useful in comparing data after write and read operations. The user will be prompted for the starting addresses of the two blocks of data and the number of bytes to be compared. All entries are in hexadecimal and terminated by the space character. Shown below are the prompts for this command and the error print out.

```
??V
ADDR1 = XXXX ADDR2 = YYYY LENGTH = LLLL
**ERROR
ADDR1 = XX42 DATA = ABCD ADDR2 = YY42 DATA = ABCC
??
```

H.4 USING THE DEMO SOFTWARE'S DEVICE SERVICE ROUTINE

The user may take advantage of the demonstration software's Device Service Routine (DSR) by calling it as a subroutine. This enables the user to test his own software with the floppy disk controller without having to write his own DSR. By using the demo software's DSR the status checker and interrupt service routines may be utilized. To use the DSR the user must first initialize all the variables which the demo software manipulates during entry and the Initialize (I) command. These variables are:

- ROMBAS Start address of the EPROM
- RAMBAS Start address of the DEMO RAM
- BAS303 Base CRU address of the TM 990/303A
- UNIT Don't care
- INITFL Determine if interrupts are to be used
- HALTFL Halt if an error is encountered
- PRNTFL Print if an error is encountered
- STORFL Don't care
- UNITFL Will insert own unit

This initialization can be done by entering the demo software and executing the Initialize (I) command. To interface to the DSR, the user's calling routine must be set up in a certain manner. The requirements are:

- RO must contain the address of the command list
- R9 must contain the demo software's RAM base
- A subroutine vector must be defined with a workspace and program counter.

Shown below is the initialization process and a code segment which could use the DSR.

Initialize Segment

```
?R
W = FFC6
P= 01A4 1000
?E
TM990/303 DEMO SOFTWARE REL. 1.1 02/28/80
EPROM AT >1000 DEMO RAM AT >F000
??T
UNIT TO BE TESTED (0/1/2/3.DEF=0) ? 0
SOFTWARE CRU BASE OF /303 (DEF= >200) ? 200
USE MASS STORAGE MODE (Y/N, DEF=Y) ? N
USE INTERRUPTS (Y/N,DEF=Y) ? N
HALT ON ERROR (Y/N, DEF=Y)? Y
PRINT ON ERROR (Y/N,DEF=Y) ? Y
??0
?R
W = FFC6
P=
    1000 2000 Enter start address of user's code
?E
```

User's Code Segment

COMISR EQU>15A4Define address of 'COMISR'RAMBAS EQU>F226Define address of RAMBAS ____ ENTRY ____ ____ ____ LI RO,CMDLST Get command list address MOV @RAMBAS,R9 Get base of demo RAM ____ BLWP @EXCMD Go execute command ____ ____ CMDLST BSS 20 Command list WPCODE BSS 32 Workspace for DSR EXCMD DATA WPCODE, COMISR ** The address of 'COMSIR' should be taken from the demo software listing. END -

Note: The user should be cautioned not to use the same RAM memory area that the DEMO Software uses.

303 DEMO TM990/303	sdsma Demo s	C 3.2.0 DFTWARE	78.2 Ram (74 12:57:30 System Defini	MONDAY, MAR 03, 1980. TION PAGE 0002
0002			INT	1303 DENO/	
0003		******	*****		*******************************
0004		¥		RAM S	VSTEN DEFINITION +
0005		÷			
0005		# Thi	e modi	le containe :	all the RAM definitions for the *
0007		# TH9	90/30	R floppy dick	demo software *
0008		₩ 112. ₩		V TIOPPT VISK	
0009		******	*****		***************************************
0010		¥			
0011		#=====	=> BUI	FFER DEFINITION	DNS
0012		ŧ			
0013	0000	RAMST	equ	0000	START OF DENO RAM DEFINITION
0014	0000	COMBUF	EQU	RAMST	BUFFER COMMANDS ISSUED FROM
0015	00C8	BUF	equ	COMBUF+200	BUFFER COMMINANDS ARE BUILT IN
0016		¥			
0017		¥=====	=> WOF	KSPACE DEFIN	ITIONS
0018		¥.			
0019	0190	WP2	EQU	BUF+200	1ST DYNAMIC WORKSPACE
0020	0180	MP3	EWU	WP2+32	ZNU UYNAMIC WURKSPACE
0021	VIDU	WP 4	EWU	WP3+32	SRU DYNAMIC WURKSPACE
0022	01F0	ŴЮ –	EUU	WP4+32	4th Dynamic Workspace
0023		*			~
0024		*=====	=> FU	HU DEFINITION	5
0023	0010	*	500	105.00	
0026	0210	INTEL	EWU	WPD+32	INITIALIZE FLAG, $1234 = YES$
0027	0212	INTOCC	EWU	INITELCTS	INTERNUTT OCCUPEED FLAG
0020	0214		EQU	INTROCE 2	INTERRUPT OCCURRED FLAG
0027	0210	DONTEN			DETAT ON EDUDE FLAG
0030	0210	CODEL C	COLL		CALINE ON EARON FLHD
0032	0210	INTERP	FOIL	FRREI G+2	INTERRIPT EXPECTED FLOG
0033	021F	LOOPFL	FOIL	INTEYP+2	LOOP ON CHAIN FLAG
0034	0220	INITE	FOU	100PF1+2	DETERMINES IS INIT INIT INCOTOR
0035	0222	STATE	FAL	INITEL +2	STATUS CHECK FLAG
0036	FD20	EXAREA	ĒQŨ	WP1+32	EXECUITABLE AREA
0037		ŧ			
0038		*=====	=> GEI	VERAL PURPOSE	VARIABLES
0039		÷			
0040	0224	ROMBAS	EQU	STATFL+2	BASE OF EPROM
0041	0226	RAMBAS	EQU	ROMBAS+2	BASE OF RAM
0042	0228	BAS303	EQU	RAMBAS+2	CRU BASE OF /303 BOARD
0043	022A	UNIT	EQU	BAS303+2	UNIT UNDER TEST
0044	022C	STORFL	equ	UNIT+2	STORAGE NODE FLAG
0045		ŧ			0 = PHYSICAL, NOT 0 = MASS
0046	FD00	WP1	equ	XFDOO	ONLY KNOWN WORKSPACE
0047		ŧ			
0048		*=====	=> X0I	P DECLARATION	5
0049		*	DV 00	OOTNET 44	MECCACE DETNE
0000			DXOP	PRINT-14	TESSHOE PRINT
0051			DVOP		INTULA UNHRAUTER
0052			DAOL.		TNDET A LICY #
0000					LINEUT N NEX WUNDACTED
WJ4			DYON	CUTTOO 12 Q	OUTOI I NEA ANHAHUIEK

TH990730:	3 DEMO S	oftware kam	SYSTEM D		PAGE 0003
0056		********	*******	**********	************************
0057		÷	VALUE	EQUATES	Ŧ
0058			*******		
0059	0000	UHNUTR EQU	10	MAX #	DF CUTTHIND LISIS
0060	0010	MAXUMU EQU	210		
0061	0003	MAXUNI EQU	3		
0062	0040	VETBIL ENU	240		DIT DALIANCI
0003	000F	CUNDIT COU	./T \000E		FHILLOWED DIT IN LINDIN O LITTLE MAD NE
0009	CEEO		_0000F		DII IN WORD O WITH HHE 25
0063	0000	-MAYLING COLL	0		S IN A CHR LIST TO BE MOVED
0000		RISY FOIL	х х		SV RIT
0007	0000	ACCEPT COLL)R		CEPT RIT
0069	0008	COMOND FOU	<u> </u>		MHAND RIT
0070	000A	CIF FOU	XÃ		FRIT
0071	0000	INTRIT EQU	λñ	INTERR	UPT ENABLE BIT TO /303
0072	0100	CRU01 EQU	2100	CRU AD	OR OF THS9901
0073	000Ě	CLKINT EQU	Æ	TMS990	1 CLOCK INTERRUPT VECTOR + 2
0074	0460	BRANCH EQU	2460	UNCOND	ITIONAL BRANCH OPCODE
0075	0064	TICKCT EQU	100	25 SEC	ONDS
0076	0003	CLKBIT EQU	3	CLOCK	INTERRUPT BIT
0077	0000	INTCLK EQU	0	CLOCK/	INT MODE BIT
0078	0002	INT303 EQU	2	/303 I	NTERRUPT BIT
0079	0080	INTEN EQU	>80	INTERR	upt enable bit
0080	000A	FLPVEC EQU	Ж.	FLOPPY	INTERRUPT VECTOR + 2
0081	0010	WAIT EQU	<u>>10</u>	WAITV	ALUE
0082	0003	IHREE EWU	3	HEX 3	4 ATATIN 8170
0083	FOOR	STATT EQU	XE0.08	PRIMAK	Y STATUS BITS
0084	ABOO	STATZ EWU	XABOO	SELUND	ARY STATUS BITS
0085	0001	UNE EQU	1	VALUE	
0007	0003 E000	MEX3 EWU	3 ///	HEARUE	UINHL 3
0087	3700	TEO EQU	- 1 TZ30	HOUII	T NI
0000	4500		- 'N' ±200		N ALLANADIE COLLADDRESS
0007	0200	DECODI COL	3200	DECAL	T ONI BASE
0070	0200	RETIRN FOU	3045R	RETURN	ER #R11 OPCODE
0002	FFFF	HINHS? FOH	-2	VALUE	MEG 2
0093	0080	TIRUG FOIL	280	TIRUG	ENTRY ADDRESS
0094	0000	CR FRI	ХŇ	CARRIA	GE RETURN
0095	000A	LF EQU	ХА́	LINE F	EED
0096	0007	BELL EQU	7	BELL	CODE
0097	6666	PATTRN EQU) AAAA	RAM PA	TTERN
0098	F000	RAMBEG EQU	XF000	FIRST	POSSIBLE RAM ADDR
0099	1B00	ESCAPE EQU	>1800	ASCII	ESCAPE
0100	2000	SPACE EQU	>2000	ASCII	SPACE
0101	0D00	CARRET EQU	>0D00	ASCII	CARRIAGE RETURN
0102	0022	MINMAX EQU	34	MAX TI	RACK FOR MINI
0103	004C	STDMAX EQU	76	Max Tr	rack for STD
0104	CDF5	MOV1 EQU)CDF5	OPCOD	E FUR (MUV #R5+,#R7+/
0105	CD47	MUV2 EQU	XCD47	OPCOD	E FUR (NUV #K/s#RO+'

.

303 DE TM990/	eno /303 1	sdshai Demo si	C 3.2.0 Oftware	78.2) Comm	74 12:57:30 WD SCANNER	MONDAY, MAR 03, 1980.	PAGE 0004
0108			*****		*********		********
0109			Ŧ		COM	YAND SCANNER	Ŧ
0110			*				÷
0111			* [h19	s modu	lle 15 entered	d via TIBUG. An example i	s shown 🗶
0112			* bel	ow. Ti	nis module har	ndles the self relocation	of #
0113			* EPR(Ms, I	the RAM searcl	h, input from the user, p	rints the *
0114			* 'HEL	P′ 1i	ist, and retur	rn to TIBUG.	Ŧ
0115			¥				÷
0116			Ŧ				Ŧ
0117			* Enti	`Y‡ ?	R (cr)		¥
0118			÷	W	= (space)		ť +
0119			. #	P	= (start add	ress of EPROM)(cr)	ŧ
0120			¥	?	E		÷
0121			¥				÷
0122			******			* ************************************	**********
0123	0000	0300	SCAN00	LIMI	0	SHUT DOWN INTERRUPTS	
	0002	0000					
0124	0004	02E0		LWPI	WP1	SET UP WORKSPACE	
04.0P	0006	FU00		~ -	00		
0125	8000	0405		CLR	R5	Clear the accumulator	
0126	000A	020A		LI	R10, SCANO0	LOOK AT START ADDRESS	
	0000	00001					
0127	000E	1302		JEQ	SCANO1	IF NOT, BIASED, JUNP	
0128	0010	04CA		CLR	R10	DEBUG-LOADER HAS BIAS, C	lear base
0129	0012	1012		JNP	SCAN03	go to program	
0130	0014	020A	SCAN01	LI	R10, RETURN	SET UP 'RT' OPCODE	
	0016	0458		-			
0131	0018	068A		BL	R10	PC VALUE TO R11	
0132	001A	<u>022</u> B	SCAN02	AI	R11, SCANOO-SI	cano2 pc-10 = epron start	
	001C	FFE6					
0133	001E	C28B		NOV	R11,R10	R10 = BASE VALUE FOR MP	
0134			ŧ				
0135			#=====	=> DO	EPRON CHECKS	LM	
0136		~~ ~ ~ ~	ŧ				
0137	0020	C04A		MOV	R10, R1	GET START OF EPROM	
0138	0022	C08A		MOV	R10, R2	Calculate end of eprom	
0139	0024	0222		AI	R2, ENDEMO	add in length of code	
	0026	0FF81					
0140	0028		SCAN09				
0141	0028	A171		A	*R1+,R5	add in Eprom Value	
0142	002A	8081		С	R1,R2	ARE WE DONE ?	
0143	002C	16FD		JNE	SCAN09	IF NO, ADD AGAIN	
0144	002E	C145		MOV	R5, R5	WAS THE SUM 0 ?	
0145	0030	1303		JEQ	SCAN03	IF YES, GO ON	
0146	0032	2FAA		PRIN	T BADROH(R10) PRINT BAD ROM MSG	
	0034	02941					
0147	0036	1045		JMP	QUIT	GO BACK TO TIBUG	
0148			÷				
0149			#=====	=> IN	ITIALIZE THE .	/203 PARITY	
0150			*				
0151	0038 003A	020C 0100	SCAN03	LI	R12, CRU01	GET 9901 CRU BASE	
0152	0030	1E17		SBZ	23	SET UP /203 RESET	
0153	003E	CD55	SCAN10	MOV	#R5, #R5+	DO_READ/WRITE	
0154	0040	0285		CI	R5, WP1	ARE WE DONE ?	
• /	0042	FD00					
0155	0044	16FC		NE	SCAN10	IF NO, JUMP	
0156	0046	1D17		SBO	23	RESET /203	•
0157			÷				
0158			¥=====	=> DØ	KAH SEARCH		

303 DEMO SDSMAC 3.2.0 TM990/303 DEMO SOFTWARE	78.27 COMM	74 12:57:30 WD SCANNER	MONDAY, MAR 03, 1980.	PAGE 0005
0159 +				
0160 0048 0200	LI	R12, PATTRN	set up pattern	
0161 0040 0209	LI	R9, RAMBEG	SET UP 1st RAM ADDR	
004E F000	7 MOU	012_x00	CET HE PATTERN	
0163 0052 0705	SETO	R5	PUT BUS ALL ONE WAY	
0164 0054 8640	C FO	R12,*R9	IS THE PATTERN THERE ?	
0165 0058 0229	AI	R9,->1000	SUBTRACT >1000	
005A F000	a.c	CCAN07		
0167 003C 10F7	PRIN	CHANO7 C ENORAM(R10)	PRINT THE ERROR MESSAGE	
0060 0273	-	OUIT		
0169 0062 102F 0170 0064 CA49 SCANO	S HOV	R9, erambas (r	9) save the value of ram 1	3LOCK
0066 0226	MONT			10.
01/1 0068 CA4A 006A 0224	nuv	R10, ERUMBAS (ky) save the value for all	. W 5
0172 0060 0201	LI	R1,>1234	CHECK FOR INIT ALREADY	
006E 1234 0173 006F1 INTVA	FRU	\$- 2		
0174 0070 8441	Ē	Ř1JEINITFL(R	9) ARE WE INITIALIZED ?	
00/2 0210	JEQ	SCAN08	IF YES, JUNP	
0176 0076 04E9	ĊĹŔ	@INITFL(R9)	CLEAR THE INITIALIZE FLA	G
0078 0210 0177 007A 2FAA SCANO	B PRIN	T emsgist(Rio) PRINT THE HEADER MSG	
007C 02431	notu			
01/8 00/E 2FAA 0080 02B1	PKIN	I ERUNNSGIRIU	I PRINT KUN MESSHUE	
0179 0082 2E8A	HEXO	UT R10		
0180 0084 2FAA 0086 02BC	PRIN	1 ekamisu (kiu)) PRINT RAIT RESSAUE	
0181 0088 2E89	HEXO	UT R9		
0182 * 0183 * ====	==> CO	NMAND SCANNER	}	
		101		
008C FD00	4 LWP1	WP 1	SET OF WE HURIN	
0186 008E 2FAA	PRIN	T EPROMPT(R10))	
0090 00ED* 0187 0092 2EC1	TNCH	AR R1	Get the input char	
0188 0094 0204	LI	R4, MINUS2	SET UP INDEX CTR	
0096 FFFE 0189 0098 0203	ΙT	R3, CMDEST	GET ADDRESS OF CHAR LIST	
009A 00E4		040.00		
0190 0090 A00A 0191 0095 0033 SCANO	A IS MOVI	K10+K3 8 #R3+.R0	add in base of effort	
0192 0040 13F4	JEQ	SCAN04	IF END OF TABLE, PROMPT	AGAIN
0193 00A2 05C4 0194 00A4 9001	INCI CB	R4 R1.R0	ADVANCE INDEX CIR DOES IMPLIT MATCH TABLE 2	i
0195 00A6 16FB	JNE	SCAN05	IF NO, CHECK NEXT CHAR	
0196 00A8 2FAA	PRIN	IT CECRLF(R10)	DO A CR,LF	
0197 00AC 0205	LI	R5, CMDADR	ADD IN TABLE ADDRESS	
00AE 00D41	Δ	R10-R5	add in the base	
0199 00B2 A105	A	R5, R4	ADD BASE OF TABLE TO OFF	SET
0200 00B4 C114	MOV	*R4,R4	get contents of table	

303 deno sdsnac 3.2.(Tn990/303 deno software) 78,274 12:57:30 Command Scanner	MONDAY, MAR 03, 1980. PAGE 0006
0201 00B6 A10A 0202 00B8 0203	A R10,R4 LI R3,WP2	add in base of Epron Get target Mp
00BA 0190 0203 00BC A0C9	A R9,R3	ADJUST THE RAM START
0204 009E 0403 0205 00C0 10E4 0206 *	JMP SCANO4	go to scanner
0207 +====	=> Quit command	
0208 * 0209 00C2 0460 QUIT 00C4 0080	B e tibug	go to the monitor
0210 + 0211 +	=> Help connand	
0212 00C6 C26D HELP 00C8 0012	MOV @18(R13),R9	get the ran base
0214 00CA C2A9	NOV @ROMBAS(R9),	R10 GET THE BASE ADDRESS OF EPRON
0215 00CE 2FAA 00D0 00E31	PRINT CHLPMSG(R10) PRINT THE HELP MESSAGE
0216 00D2 0380	RTWP	Return to command scanner

03 DE 1990/	90 303 I	sdsmai Jeno sl	C 3.2.0 DFTWARE	78.274 12:57:30 MONDAY, MAR 03, 1980. COMMAND SCANNER PAGE 0
0218 0219			* *======	=> list of commands
0220	0004	0000/	# CMDADD	DATA LCCOMP LEID INTE OUTE VEEDAA INTELA
0221	00D4 00D6 00D8 00DA 00DC	00C6' 02CE' 00C2' 0C32' 0C32'	CUTTHT	DATH ISSUND, HELF, INIT, BUIT, FERVO, INITIO
0222	00E0	0CCC/ 0D7C/		DATA VEFY00, FORMAT
0223	00E4 00E5 00E6 00E7 00E8	43 48 49 51 58	CHOLST	BYTE 'C', 'H', 'I', 'Q', 'X', 'P', 'V', 'F', 0
	00E9 00EA	50 56		
	00EB	46		
0224	0020		*	
0225			¥===== *	==> messages
0227	00ED	07	PROMPT	BYTE BELL, CR, LF, '?', '?',0
	ODEE	OD		
	00EF	044 345		
	00F1			
0000	00F2	00		
0220	00F3	0D	nLFI130	
	00F5	ÓA		
0229	00F6	43		TEXT (CONTINUES:)
0230	0100	00		DTIE UNIETIET
	0101	0A		
0231	0102	48		TEXT 'H = HELP, PRINT HELP LIST'
0232	0110	5 00 C 04		BTIE URIER
0233	0110	51		Text 'Q = QUIT, Return to TIBUG'
0234	0136) OD		BYTE CR,LF
0225	013/	' UH } _∆Q		TEXT 'I = INITIALIZE DEMO SOFTWARE, INTERACTIVE?
0236	0161	20		TEXT ' USER INITIALIZATION'
0237	0175	5 OD		BYTE CR, LF
0239	0178	b 0A 7 ∎2		TEXT $C = COMMAND ISSUER, USER MAY INTERACTIVE V$
0239	01A	20		TEXT ' ISSUE COMMANDS TO DISK CONTROLLER'
0240	01C	3 OD		BYTE CR,LF
0241	0104	1 0A		TEXT $X = RIOCK DATA TRANSFER X$
0242	ÓIDI	j õõ		BYTE CRILF
	OID	0A		
0243	010	- 50 L 00		iexi (p = inilialize kari repruky with pattern (
V& 77	0202	7 0A		DITE ONE
0245	020	3 56		Text (V = Menory to Menory Data Compare (
0246	022	A OD		BAIE CRYFE
0247	V22) 1 022	D UA P AL		TEVT /E - EODMAT DISVETTE /

~~*

303 deno sdsnac 3,2. Th990/303 deno softwa	.0 78.274 12:57:30 MONDAY, MAR 03, 1980. RE COMMAND SCANNER PAGE 0008
0248 0240 0D 0241 0A 0242 00	BYTE CR,LF,0
0249 0243 0D MSG1: 0244 0A	ST BYTE CR.LF
0250 0245 54 0251 0270 0D CRLF 0271 0A 0272 00	TEXT 'TM990/303 DEMO SOFTWARE REL. 1.1 02/28/80' BYTE CR,LF,0
0252 0273 4E NORAL 0253 0291 0D 0292 0A	M TEXT 'NO RAM EXISTS, CANNOT USE DEMO' BYTE CR.LF.0
0293 00 0254 0294 42 BADR 0255 02AE 0D 02AF 0A	DM TEXT 'BAD EPRON, CANNOT USE DENO' BYTE CR.LF.0
0280 00 0256 0281 45 R0MM 0257 0288 00 0258 028C 20 RAMM	SG TEXT 'EPRON AT >' BYTE 0 SG TEXT ' DEMO RAN AT >'

303 DENO SDSNA TM990/303 DENO S	c 3,2,0 Oftware	78.27 Para	74 12:57:30 NETER INITIALI	MONDAY, MAR 03, 1980. IZE PAGE 0009
0262	******		*********	*************************
0263	*		INITIALI	e parameters +
0264	÷			±
0265	# This	s modu	le initialize	is the parameters used by the 🛛 🗰
0266	* COM	mand i	ssuer subrout	tine. This section of code is 👘 🗰
0267	* enti	ered t	hree ways; tl	nru the command scanner, from 🛛 🕷
0268	* the	forma	it module and	from the command issue module. *
0269	* The	last	two are cause	ed when those commands are #
0270	± atte	empted	l but the para	Lmeters have not been previously 🛛 🕷
02/1	# 101	t1a/12	ed.	ŧ
0272	*			*
0273 0274 02CE	******	CUCN	************	*************************************
0274 02CE 0275 02CE C26D 02P0 0012	INIT	MOV	@18(R13),R9	get the ram base addr from
0276	*			po ne nin up
0277 0202 0209	•	MOU		17 OF ULLINF 210 CET THE DOM BACE ADDD
0204 0224		16.04	enoribino (n// /)	ATO DET THE RUN DROF HUDA
0278 02D6 04C7	INITOO	CLR	R7	INITIALIZE UNIT VALUE
0279 02D8 2FAA		PRIN	EUNTHSG(R10)	PRINT THE UNIT QUESTION
02DA 037A1 0280 02DC 06AA		BL	@INSUB(R10)	MOVE CODE & EXECUTE
02DE 0D641				
0281 02E0 2E47		HEXIN	I R7	GET THE UNIT
0282 02E2 02E6'		DATA	INIT01	PROCESS THE TERMINATOR
0283 02E4 02D61		DATA	INITOO	IF NOT HEX ASK AGAIN
0284 02E6 0287 02E8 0003	INIT01	CI	R7, HEX3	Is the # too large ?
0285 02EA 15F5		JGT	INITOO	IF YES, GET ANOTHER ONE
0286 02EC CA47 02EE 022A		MOV	R7, EUNIT(R9)	STORE UNIT NUMBER
0287 02F0 0207 02F2 0200	INIT02	LI	R7, DEFCRU	SET UP DEFAULT CRU BASE
0288 02F4 2FAA 02F6 04041		PRIN	Fecrumsg(R10)) ASK FOR CRU BASE
0289 02F8 06AA 02FA 0D641		BL.	€INSUB(R10)	NOVE CODE & EXECUTE
0290 02FC 2E47		HEXIN	N R7	GET THE CRU BASE
0291 02FE 0302'		DATA	INIT03	PROCESS THE TERMINATOR
0292 0300 02F01		DATA	INIT02	IF NOT HEX, ASK AGAIN
0293 0302 0287 0304 0140	INIT03	CI	R7, MAXCRU	IS VALUE TOO LOW ?
0294 0306 11F4		JLT	INIT02	IF YES, JUNP
0295 0308 0227		AI	R/,>10	ADJUST CRU BASE
030A 0010 0296 030C CA47		MOV	R7, @BAS303(R	9) save the CRU base
0297 0310 0208		LI	R8, STORFL	get addr of storage mode flag
0298 0314 0200		LI	R12, STORMG	get addr of storage message
0299 0218 0700		GETO	P0	OFT HE REFAILT
0300 031A 06AA		BL	eASKSUB(R10)	GO INPUT STORAGE
0301 031E 0208 0320 0212		LI	R8, INTFLG	get the addr of interrupt flag
0302 0322 0200		LI	R12, INTMSG	GET THE ADDR OF INTERRUPT NESSAGE
0303 0326 04C0 0304 0328 06AA		clr Bl	R0 @ASKSUB(R10)	set up default Go input interrupt flag

303 DEMO SDSNAC 3.2.0 78.274 12:57:30 NONDAY, NAR 03, 1980. TN990/303 DEMO SOFTWARE PARAMETER INITIALIZE PAGE 0010

	032A	03501								
0305	032C	0208	LI	R8, HALTFL	GET T	he addr	OF	HALT	FLAG	
	032E	0216								
0306	0330	020C	LI	R12, HLTMSG	GET TI	he addr	OF	HALT	MESSAGE	
	0332	03C3								
0307	0334	0700	SETO	RO	Set u	p defau	LT			
0308	0336	0644	BL	easksub(R10)	- GO IN	put hal	T FL	_AG		
	0338	03501								
0309	033A	0208	LI	R8, PRNTFL	GET T	he addr	0F	PRIN	í flag	
	0330	0218	•							
0310	033E	020C	LI	R12, PRTMSG	GET T	he addr	: 0F	PRIN	f Message	
	0340	03E31								
0311	0342	0700	SET0	RO	SET U	p defau	LT			
0312	0344	06 AA	BL	CASKSUB(R10)	GÖ IN	PUT PRI	NT I	FLAG		
	0346	03501								
0313	0348	CA6A	NOV	€INTVAL(R10)	,€INIT	FL(R9)	SET	THE	INITIALIZE F	LAG
	034A	006E1								
	0340	0210								
0314	034E	0380	RTWP		RETUR	N TO CO	HHA	ND SCI	WNER	

303 DEMO SDSN TM990/303 DEMO	IAC 3.2.0 Software	78.27 Paran	74 12:57:30 IETER INITIAL) Monday, M .ize	ar 03,	1980.	PAGE 0011
0316	*****					********	*********
0317	*		нэкэ	JE SUBRUUTI			*
0318	******			*********	******	********	*********
0319 0350 A209	ASKSUB	A	R9, R8	adjust rai	I BASE		
0320 0352 C600	ł	MOV	R0, #R8	SET UP DEI	FAULT		
0321 0354 A30A		Α	R10, R12	GET REAL	addr of	NESSAGE	
0322 0356 2F90	ASKSUI	PRINT	#R12	PRINT THE	HESSAG	E	
0323 0358 2ECC		INCHA	WR RO	INPUT THE	ANSHER		
0324 0354 0280)	CI	RO, SPACE	IS IT A S	pace te	RMINATOR	?
0350 2000)						
0325 035E 1300		JEQ	ASKSU2	IF YES, J	UNP		
0326 0360 0280) 2	CI	RO, CARRET	IS IT A R	eturn ti	erminator	?
0362 0000)						
0327 0364 1309	>	JEQ	ASKSU2	IF YES, J	UNP		
0328 0366 0280)	ĊĪ	RO, YES	IS IT A	Ϋ'?		
0368 5900)				•••		
0329 0364 1602	5	.NF	VCK213	TE NO H	NP		
0330 0340 0719	ž	NT 20	#RR	TIRN ON F	i AG		
0331 0345 1004	í	. HP	A97917	GO TO FYT	T		
0222 0270 0290	VENCIUS	či.	90.NO				
0302 0370 0200	1		NUM	10 11 H	AL :		
0372 950	ζ.		ACKOUL				
0333 03/4 1000	3		H5K501			IUN HOHIN	
0001 0070 010			TRO		FLHU		
0330 0378 0401	S HOKOUZ	<u> </u>		RETURN			
0336	******	*****	ThITT			********	********
0337	*		1111	IALIZE MESS	AUE3		*
0338				**********	******	*******	*********
0339 03/A 01	J UNINSU	RAIF	CRUT				
0378 0	3						
0340 0370 5	2	IEXI	UNIT TO BE	TESTED (0/	1/2/3,0	EF=0)?'	
0341 0360 0	<u>/</u>	BYTE	BELL,0				
03A1 00)						
0342 0342 01) INTMSG	BYTE	CR,LF				
03A3 0	9						
0343 0344 5	2	TEXT	USE INTERR	UPTS (Y/N,D	ief=n) ?		
0344 03C1 0	7	BYTE	BELL,0				
0302 0	2						
0345 0303 0	o hltmsg	BYTE	CR,LF				
0304 0	A						
0346 0305 4	8	TEXT	"Halt on er	ror (y/n,de	F=Y) ?	/	
0347 03E1 0	7	BYTE	BELL,0				
03E2 0	0						
0348 03E3 0	d prtmsg	BYTE	CRILF				
03E4 0	A						
0349 03E5 5	n	TEXT	PRINT ON E	RROR (V/N.D	FF=V) 7		
0350 0402 0	7	BYTE	BELLIO		nur − 17 i		
0403 0	ò						
0351 0404 0	n Crimsg	RYTE	CRAF				
0405 0	Δ	2112					
0352 0406 5	2	TEYT	SOFTWARE C	RU BASE OF	/303 (1	NFF= >200) 2 1
0352 0425 0	7	RYTE	BELL	NO DRUE OF	7000 11		• •
0.00 042L 0	ń	DITE	VLLLIV				
0254 0420 0	n ctooms		CR.LE				
00000000000000000000000000000000000000	ວ ວ≀ບໜ⊓ບ ∆	DITE	GOL -				
0255 0422 5	n 5	TEVT					/
0000 0702 0	7		0000 menoro 3 1001 i A	NUMBER NUM	- 11/1921	uLi=i/ :	
	/ ^	DTIE	DELLYV				
0457 0	V						

303 demo sdsna T11990/303 demo s	C 3.2.0 78.27 OFTWARE STATI	74 12:57:30 Is checker sui	Monday, Mar 03, 1 PROUTINE	980. PAGE 0012
0359	*********	**********	************	******
0360	Ŧ	STATI	is checker subrout	'INE +
0341	÷			•
0001	a This and			·
0302	* IN15 SU	proutine checi	is the status of t	ne command Just 🖛
0363	* complete	ed. This subro	outine is called b	y the command 🛛 👫
0364	# issuer	subroutine on	ly if the system s	tatus check flag *
0365	# is on.	This contine a	will cat the syste	m error flag if #
0244	# +hana w	1	an the everytice	of the compand #
0300	T Litere B	15 dil entri Ti	ow the execution	of the Councilio. *
0367	* IN15 †16	19 15 USED TO	determine whether	to nait on 🔹
0368	<pre># errors.</pre>	If the print	on error flag is	on the error 👘
0369	# message	will be print	ted indicating the	relevant. *
0370	# informa	tion about the	e comand.	÷
0070	* 1000	CIVIT GROUT CIT		
03/1	*			
03/2	**********	************	***************	****************
0373 0458	EVEN			
0374 0458 0260	STATILS NOV	@18(R13).R9	GET RAN BASE	
0450 0012				
	MACK I	800000000000		
03/5 045C C2R9	nuv	ENUMBHS (KY / 1	KIN DEL THE WORDHS	
045E 0224				
0376 0460 04E9	CLR	eerrflg(r9)	CLEAR THE SYSTEM	ERROR FLAG
0442 0210				
0112 VIL VLIN	and the second s	x010 D#	OFT THE ADDRESS (THE COMMAND LITET
0377 0404 0110	nuv	*110214	OF THE HOURESS (JF THE CURRENT LIST
03/8 0466 0214	TUV	#K4, K8	GET THE PRIMARY S	SIAIUS
0379 0468 0A18	SLA	R8,1	MOVE ERROR BIT I	nto msb
0390 0464 1101	. I T	STAT03	IF FRROR RIT = 1	14 HMP
0201 0446 0200	CTATA2 DTUD	0111100	DCTIEN	
	CTATAD OFTO		TUDAL ON OVOTEM E	
U382 U46E U/29	214103 3E10	ECHAPLO(R7/	IURN UN STSTER EI	
04/0 021A				
0383 0472 C029	MOV	eprintfl(R9),	ro is the print fi	lag on ?
0474 0218				
0384 0476 12FA	.JEO	ST0102	TE NO. GO TO EVI	Г
000F 0470 101H		T ACODINT/DIA	A DOTNT THE INIT	
0380 0478 ZFHA	- FRIN	I SEVENIALIA	7 PRINT THE UNIT	TE SHUE
047A 05061				
0386 047C C224	MOV	€4(R4),R8	Get the word with	H UNIT/CMD
047E 0004				
0387 0840 1108	MIN	R9. R7	PHT INTO MORKING	REGISTER
0007 0400 0100	AND 1	D7 TUDCE	OTDID OFF THE IN	IT
0300 0402 0247	HNUI	N/> INNEE	SINT OFF THE UN	11
0484 0003				
0389 0486 2E07	CHIO	UT R7	PUT OUT THE UNIT	
0390 0488 2FAA	PRIN	T echidmsg(R10) Print the Comma	ND
0480 0510	,			
0201 0000 0000	CDC	00 12	CET HD LEET CHAD	ACTED
0071 0700 VDC0	000	10712	DUT ALL FIGH	
0392 048E 2E08	Unit Child	ON IO	FUI UUI LEFI UNH	
0393 0490 0908	SRL	R8,12	- Set up right cha	RACIER
0394 0492 2E08	CHIC	UT R8	PUT OUT RIGHT CH	Aracter
0395 0494 2EAA	PRIM	T @HOST(R10)	PRINT 'HOST ADDR	1
0494 0549	/			
000/ 0400 0504	CUIT	ALCINE TH	DOINT LOCT CTATH	c
0376 0478 ZEZ4	UNIC	01 212(14)	PRINT NUST STATU	3
049A 000C				
0397 049C 2EA4	HEXO	NT @14(R4)		
049F 000F				
0200 0400 2500	DOT	IT AND THE (DIA)	PRINT STORAGE A	NNR/
0070 VHHU ZI'HH	/ F1/1F	I CONTACTUO	TATAL STORAGE R	12/2/1 V
04A2 0576				
0399 04A4 2EA4	HEX	RJ 66(R4)	MALINI SIUKAGE AL	LIK
0466 0006			1	
0400 0408 2504	HEY	NIT #8(R4)		
	1	ret settitt		
			A DOTNE A CHOTHA	
0401 04AC ZFAA	, PRI	IT ELENGIH(R1(// PRINT "LENGTH"	
0 4AE 05 87	/			
0402 04B0 2EA4	HEX	UT @10(R4)	PRINT THE BYTE C	OUNT

303 DEMO SDSNAC 3.2.0 78.274 12:57:30 MONDAY, NAR 03, 1980. TM990/303 DEMO SOFTWARE STATUS CHECKER SUBROUTINE

PAGE 0013

0403 0484 2FAA PRINT @DRIVST(R10) PRINT 'DRIVE STATUS' 0404 0486 0592' MOV 022(R4),R0 GET THE H/W STATUS 0404 0486 0002 SRC R0,4 RIGHT JUSTIFY LEFT CHARACTER 0405 0480 0002 SRC R0,4 RIGHT JUSTIFY RIGHT CHARACTER 0406 0482 2500 CHIOUT RO PUT OUT LEFT CHARACTER 0407 0400 0402 2500 CHIOUT RO PUT OUT RIGHT CHARACTER 0409 0402 2526' CHIOUT RO PUT OUT RIGHT CHARACTER 0409 0402 0405 0526' SETU P FLAG 0410 0402 0208 LI R8,STAT1 SET UP FLAG 0412 0402 0206 STAT04 LI R6,ONE SET UP VALUE 0413 0400 0206 STAT04 LI R6,ONE SET UP VALUE 0413 0400 0206 STAT04 LI R6,ONE SET UP VALUE 0413 0400 0206 STAT05 IF YES, JUMP YES, JUMP <		04B2	000A					
04040488C024 0484MOV42(R4),R0GET THE H/W STATUS O486040504860002SRCR0,4RIGHT_UISTIFY LEFT CHARACTER O405 04860405048604822500CHIQUT R0PUT QUT LEFT CHARACTER O407 04C0 09C0040704020420SRLR0,12RIGHT_UISTIFY RIGHT CHARACTER O4064040904222500CHIQUT R0PUT QUT RIGHT CHARACTER O4064040904242FAA O426PRINT @BITS(R10)PRINT 'BITS'04050526'O41104280705041004280705SET0 R5SET UP FLAG O412041104260208LIR8,STAT104120402CIDHMOVR4,R7041304000206STAT04LI04140404C208MOVR8,R804120401CIDHMOVR8,R8041304000206STAT05IF YES, JUMP04140404C208MOVR8,R8041504060418SLAR7,1041604080417STAT06IF YES, JUMP04180402JDCSTAT04G0041904020417STAT04G00419040219JDCSTAT07041904020417STAT04G0042004600417STAT07R6042104622564CHR042204642565' </th <th>0403</th> <th>0484 0486</th> <th>2FAA 0592/</th> <th></th> <th>PRINT</th> <th>edrivst(R10)</th> <th>PRINT</th> <th>'DRIVE STATUS'</th>	0403	0484 0486	2FAA 0592/		PRINT	edrivst(R10)	PRINT	'DRIVE STATUS'
0405040504060402SRCR0,4RIGHT JUSTIFY LEFT CHARACTER0406040E2E00CHIOUT R0PUT OUT LEFT CHARACTER040704000900SRLR0,12RIGHT JUSTIFY RIGHT CHARACTER040804022E00CHIOUT R0PUT OUT RIGHT CHARACTER040804022E00CHIOUT R0PUT OUT RIGHT CHARACTER040804022200CHIOUT R0PUT OUT RIGHT CHARACTER04060402040204020402041004020402SETO R5SET UP FLAG041104040208LIR8,STAT1SET UP BIT SELECTOR041204020001MOV #R4,R7GET THE PRIMARY STATUS041304000206STAT04LIR6,ONE04140404C208MOV #R4,R7GET THE DONE WITH THIS MORD ?04150406018SLAR8,1DO ME CHECK THIS BIT ?04160404C208MOV R8,R8ARE WE DONE WITH THIS MORD ?041804060417SLAR7,1MOVE BIT OVER041904060417SLAR7,1MOVE DATA BIT INTO CARRY042004600417SLAR7,1MOVE DATA BIT INTO CARRY04210462168STAT04SET DATA TO ALL ZERO'S042204600417SLAR7,1MOVE DATA BIT INTO CARRY042104622FAASTAT07PRINT @SPACE2(R10)PRINT 2 SPACES04230466 <td< th=""><th>0404</th><th>0488</th><th>C024</th><th></th><th>MOV</th><th>€2(R4),R0</th><th>GET THE</th><th>H/W STATUS</th></td<>	0404	0488	C024		MOV	€2(R4),R0	GET THE	H/W STATUS
040604BE2E00CH10UT R0PUT OUT LEFT CHARACTER040704C009C0SRLR0,12RIGHT JUSTIFY RIGHT CHARACTER040804C22E00CH10UT R0PUT OUT RIGHT CHARACTER040904C42FAAPRINT @BITS(R10)PRINT 'BITS'04060526'04C60526'041004C80705SET0 R5SET UP FLAG041104C40208LIR8,STAT1SET UP BIT SELECTOR041204CECID4MOV#R4,R7GET THE PRIMARY STATUS041304D00206STAT04LIR6,ONESET UP VALUE041304D00206STAT04LIR6,ONESET UP VALUE041504D6130DJEQSTAT05IF YES, JUMP041604D604D1JEQSTAT05IF YES, JUMP041804D20417SLAR7,1MOVE BIT OVER041904DE10F8JMPSTAT04GOCHECK NEXT BIT042004617STAT06SLAR7,1MOVE BATA BIT INTO CARRY042104E110F8JMPSTAT07IF A11, JUMP042204E404C6CLRR6SET DATA TO ALL ZERO'S042304E62FAASTAT07PRINT @SPACE1(R10)PUT OUT RIGHT CHARACTER042404E42E06CH10UT R6PUT OUT RIGHT CHARACTER042504E62FAASTAT07PRINT @SPACE2(R10)PRINT 204260	0405	0480	0002 0B40		SRC	R0,4	RIGHT J	USTIFY LEFT CHARACTER
0407 0400 0900 SRL R0,12 RIGHT JUSTIFY RIGHT CHARACTER 0408 04C2 2200 CH10UT R0 PUT OUT RIGHT CHARACTER 0409 04C4 2FAA PRINT @BITS(R10) PRINT 'BITS' 0410 04C8 0705 SET0 R5 SET UP FLAG 0411 04C6 0526' PRINT @BITS(R10) PRINT 'BITS' 0411 04C6 0526' SET0 R5 SET UP FLAG 0411 04C6 0526' PRINT @BIT SELECTOR 0412 0400 2006 STAT04 LI R6,0NE SET UP VALUE 0412 0010 STAT04 LI R6,0NE SET UP VALUE 0412 0413 04104 2008 NOV R8,R8 ARE WE DONE WITH THIS BIT ? 0416 0408 0418 SLA R8,1 D0 MC CHECK THIS BIT ? 0414 0404 0417 SLA R7,1 MOVE BIT OVER 0419 0418 0418 0417 SLA <td< th=""><th>0406</th><th>04BE</th><th>2E00</th><th></th><th>CHIOL</th><th>JT RO</th><th>PUT OUT</th><th>LEFT CHARACTER</th></td<>	0406	04BE	2E00		CHIOL	JT RO	PUT OUT	LEFT CHARACTER
040804C22E00CHIOUT R0PUT OUT RIGHT CHARACTER040904C42FAAPRINT @BITS(R10)PRINT 'BITS'041004C80705SET0 R5SET UP FLAG041104CA0208LIR9,STAT1SET UP BIT SELECTOR04CCE058HOV#R4,R7GET THE PRIMARY STATUS041204CEC1D4MOV#R4,R7GET THE PRIMARY STATUS041304D00206STAT04LIR6,ONESET UP VALUE04120001HOV#R4,R7GET THE DRIMARY STATUS041304D00206STAT04LIR6,ONESET UP VALUE041020001JEQSTAT05IF YES, JUMP041604D80A18SLAR8,1DO ME CHECK THIS BIT ?041704D41200JOCSTAT06IF YES, JUMP041804DC0A17SLAR7,1MOVE BIT OVER041904DE10F8JMPSTAT04GO CHECK NEXT BIT042004E10463CLRR6SET DATA TO ALL ZERO'S042104E21801JOCSTAT07IF A '1', JUMP042204E404C6CLRR6SET DATA TO ALL ZERO'S042304E62FAASTAT07PRINT @SPACE1(R10)PRINT 2 SPACES042404E704E7JMPSTAT04GO DO NEXT BIT042504E62FAASTAT05IN <r5< td="">CHANGE THE FLAG042604F0IDEFJMP<!--</th--><th>0407</th><th>04C0</th><th>0900</th><th></th><th>SRL</th><th>R0,12</th><th>RIGHT</th><th>JUSTIFY RIGHT CHARACTER</th></r5<>	0407	04C0	0900		SRL	R0,12	RIGHT	JUSTIFY RIGHT CHARACTER
040904C42FAA 04C6PRINT $eBITS(R10)$ PRINT $fBTS'$ 041004C80705SET0R5SETUPFLAG041104C80705SET0R5SETUPBITSELECTOR04020402600LIR8, STAT1SETUPBITSELECTOR041204026104MOV#R4, R7GETTHEPRINT YSTATUS041304000206STAT04LIR6, ONESETUPVALUE041304000206STAT04LIR6, ONESETUPVALUE041304000206STAT04LIR6, ONESETUPVALUE041304000206STAT04LIR6, ONESETUPVALUE04140404C208MOVR8, R8AREMEDOMENITHTHIS MORD ?041504060418SLAR8, 1DOMECHECKTHIS BIT ?041604000417SLAR7, 1MOVEBITOVER0419041804000417SLAR7, 1MOVEBITBIT042004E00417STAT04GOCHECKNEXTBIT042004E00417STAT07RTAT07IFA '1', JUHP042104E21801JOCSTAT07IFA '1', JUHP042204E44605CHACHASETDAA'1', JUHP	0408	04C2	2E00		CHIO	JT RO	PUT OUT	r Right Character
0410 0426 0526' 0410 04C8 0705 SET0 R5 SET UP FLAG 0411 04C4 0208 LI R8, STAT1 SET UP BIT SELECTOR 0412 04CE C1D4 MOV #R4, R7 GET THE PRIMARY STATUS 0413 04D0 0206 STAT04 LI R6, ONE SET UP VALUE 0413 04D0 0206 STAT04 LI R6, ONE SET UP VALUE 0413 04D0 0206 STAT04 LI R6, ONE SET UP VALUE 0413 04D0 0206 STAT05 IF YES, JUMP VALUE 0416 04D8 0A18 SLA R8, 1 D0 WE CHECK THIS BIT ? 0417 04D1 1067 SLA R7, 1 MOVE DATA BIT INTO CARRY <t< th=""><th>0409</th><th>04C4</th><th>2FAA</th><th></th><th>PRIN</th><th>EBITS(R10)</th><th>PRINT</th><th>BITS</th></t<>	0409	04C4	2FAA		PRIN	EBITS(R10)	PRINT	BITS
0410 0403 0703 SETORS SETORS SETOR 0411 0402 0208 LI R8,STAT1 SET UP BIT SELECTOR 0412 0402 0206 STAT04 LI R8,STAT1 SET UP BIT SELECTOR 0413 0400 0206 STAT04 LI R6,ONE SET UP VALUE 0414 0404 C208 MOV #8,R8 ARE WE DONE WITH THIS WORD ? 0415 0406 1300 JEQ STAT05 IF YES, JUMP 0416 0408 0A18 SLA R8,1 D0 ME CHECK THIS BIT ? 0417 0406 1300 JEQ STAT06 IF YES, JUMP 0418 0402 JOC STAT06 IF YES, JUMP 0419 0416 INP STAT04 GO	AHA	0466	0326		0570	05		F 1 A 2
041104040208LIR8, STATTSET OF BIT SELECTOR04020402C1D4MOV $*R4, R7$ GET THE PRIMARY STATUS041304000206STAT04LIR6, ONESET UP VALUE04140404C208MOVR8, R8ARE WE DONE WITH THIS WORD ?04150406130DJEQSTAT05IF YES, JUMP041604080A18SLAR8, 1D0ME CHECK THIS BIT ?041704080A18SLAR8, 1D0ME CHECK THIS BIT ?041704080A17SLAR7, 1MOVE BIT OVER041904000A17STAT06SLAR7, 1MOVE DATA BIT INTO CARRY041904060A17STAT06SLAR7, 1MOVE DATA BIT INTO CARRY042004600A17STAT06SLAR7, 1MOVE DATA BIT INTO CARRY0421042204640406CLRR6SET DATA TO ALL ZERO'S042304622FAASTAT07PRINT @SPACE1(R10)PUT OUT RIGHT CHARACTER042404642E06CHIOUT R6PUT OUT RIGHT CHARACTER042504622FAAPRINT @SPACE2(R10)PRINT 2 SPACES0426046710EFJMPSTAT04GO DO NEXT BIT042704720545STAT05INVR5CHANGE THE FLAG042804F41605JNESTAT08IF DONE, JUMP042904F6C124MOV02(R4), R7	0410	0408	0705		SEIU	NU CTATA	SET UP	
04120402 $clubNOV*R4, R7GETTHEPRIMARYSTATUS041304000206STAT04LIR6, ONESETUPVALUE04140404C208NOVR8, R8AREMEDONEWITHTHISMORD ?041504061300JEQSTAT05IFYES, JUMP041604080A18SLAR8, 1DOMECHECKTHISBIT ?041704061802JOCSTAT06IFYES, JUMP041804000A17SLAR7, 1MOVEBIT OVER041904000A17STAT06SLAR7, 1MOVE DATABIT042004600A17STAT06SLAR7, 1MOVE DATABIT042004600A17STAT06SLAR7, 1MOVE DATABIT042004600A17STAT06SLAR7, 1MOVE DATABIT042004600A17STAT06SLAR7, 1MOVE DATABIT042004600A17STAT06STAT07IFA 1', JUMP042204600417STAT07PRINT@SPACE1(R10)PUTOUT1042304622FAACLRR6SETDATATOALLZERO'S042404642E06CHIOUTR6PUTOUTRIGHTCHARACTER04260456JAEJNESTAT04GO<$	V411	DACC	0208		LI	R8-51A11	SELUP	BIT SELECTOR
0413 0410 010 R4,00 021 011	0412	MACE	C104		NOU	+PA_97	GET THE	PRIMARY STATUS
04120412041404160415041504150416041804180418041804180417041804170418041704180417041804170418041704180417041704140400041604170417041404000416041704170414040004160417041704140400041604170	0413	0400	0206	STAT04	iĩ	R6.ONF	SET IP	VALIE
0414 0414 0414 0414 0414 0415 0415 0415 0415 0415 0415 0415 0415 0415 0415 0415 0415 0415 0416 0418 SLA R8, 1 D0 ME CHECK THIS BIT ? 0415 0416 0418 0418 SLA R8, 1 D0 ME CHECK THIS BIT ? 0417 0416 0402 JOC STAT06 IF YES, JUMP 0418 0417 SLA R7, 1 MOVE BIT OVER 0419 0402 0402 0417 STAT06 SLA R7, 1 MOVE BIT INTO CARRY 0420 0417 STAT06 SLA R7, 1 MOVE DATA BIT INTO CARRY 0421 0422 0424 0426 CLR R6 SET DATA TO ALL ZERO'S 0422 0442 2FAA STAT07 PRINT @SPACE21(R10) PUT OUT ISPACEARACTER O428		0402	0001	0////01		no rome	0.01 01	THEOL
0415 0416 1300 JEQ STAT05 IF YES, JUMP 0416 0408 0A18 SLA R8,1 D0 ME CHECK THIS BIT ? 0416 0408 0A18 SLA R8,1 D0 ME CHECK THIS BIT ? 0417 0400 1802 JOC STAT06 IF YES, JUMP 0418 0400 0A17 SLA R7,1 MOVE BIT OVER 0419 0400 0A17 SLA R7,1 MOVE DATA BIT INTO CARRY 0420 04E0 0A17 STAT06 SLA R7,1 MOVE DATA BIT INTO CARRY 0420 04E0 0A17 STAT06 SLA R7,1 MOVE DATA BIT INTO CARRY 0421 04E0 0A17 JOC STAT07 IF A17 JUMP O412 CARRY O422 O424 O426 STAT07 PRINT @SPACE1(R10) PUT OUT STARACTER	0414	04D4	Č208		NOV	R8, R8	ARE HE	DONE WITH THIS WORD ?
0416 04D8 0A18 SLA R8,1 D0 ME CHECK THIS BIT ? 0417 04DA 1802 JOC STATO6 IF YES, JUMP 0418 04DC 0AI7 SLA R7,1 MOVE BIT OVER 0419 04DE 10F8 JMP STATO4 GO CHECK NEXT BIT 0420 04E0 0AI7 STATO6 SLA R7,1 MOVE DATA BIT INTO CARRY 0420 04E0 0AI7 STATO6 SLA R7,1 MOVE DATA BIT INTO CARRY 0421 04E0 0AI7 STATO6 SLA R7,1 MOVE DATA	0415	04D6	130D		JE9	STAT05	IF YES,	JUP
0417 04DA 1802 JOC STATO6 IF YES, JUMP 0418 04DC 0A17 SLA R7,1 MOVE BIT OVER 0419 04DE 10F8 JMP STATO4 GO CHECK NEXT BIT 0420 04E0 0A17 STATO6 SLA R7,1 MOVE BIT OVER 0420 04E0 0A17 STATO6 SLA R7,1 MOVE BATA BIT INTO CARRY 0421 04E2 1801 JOC STATO7 IF A 1', JUMP 0422 04E6 2FAA STATO7 PRINT PSPACE1(R10) PUT OUT SPACEARACTER 0425 04E6 2FAA STATO7 PRINT PSPACE2(R10) PRINT 2 SPACES 0425 04E6 2FAA PRINT PSPACE2(R10) PRINT 2 SPACES 0425 04E6 0565' JMP STAT04 GO DO NEXT BIT 0427 04F2 0545 STAT05 INV R5	0416	04DB	0A18		SLA	R8,1	DO WE C	HECK THIS BIT ?
0418 04DC 0A17 SLA R7, 1 MOVE BIT OVER 0419 04DE 10F8 JMP STAT04 GO CHECK NEXT BIT 0420 04E0 0A17 STAT06 SLA R7, 1 MOVE BIT OVER 0420 04E0 0A17 STAT06 SLA R7, 1 MOVE DATA BIT INTO CARRY 0421 04E2 1801 JOC STAT07 IF A '1', JUMP O422 04E4 404C6 CLR R6 SET DATA TO ALL ZERO'S 0423 04E6 2FAA STAT07 PRINT @SPACE1(R10) PUT OUT 1 SPACEARACTER 0423 04E6 2FAA STAT07 PRINT @SPACE2(R10) PRINT 2 SPACES 0424 04EA 2E06 CH10UT R6 PUT OUT RIGHT CHARACTER 0425 04EC 2FAA PRINT @SPACE2(R10) PRINT 2 SPACES 0426 04F0	0417	04DA	1802		J0C	STAT06	IF YES,	JUNP
0419 04DE 10F8 JMP STAT04 G0 CHECK NEXT BIT 0420 04E0 0A17 STAT06 SLA R7,1 MOVE DATA BIT INTO CARRY 0421 04E2 1801 JOC STAT07 IF A '1', JUMP 0422 04E4 1062 CLR R6 SET DATA TO ALL ZERO'S 0423 04E6 2FAA STAT07 PRINT @SPACE1(R10) PUT OUT 1 SPACEARACTER 0423 04E6 2FAA STAT07 PRINT @SPACE1(R10) PUT OUT 1 SPACEARACTER 0424 04EA 2E06 CH10UT R6 PUT OUT RIGHT CHARACTER 0425 04EC 2FAA PRINT @SPACE2(R10) PRINT 2 SPACES 0424 04EA 2E06 CH10UT R6 PUT OUT RIGHT CHARACTER 0425 04EC 2565' OH PRINT @SPACE2(R10) PRINT	0418	04DC	0417		SLA	R7,1	MOVE BI	IT OVER
0420 04E0 0417 STAT06 SLA R7,1 MOVE DATA BIT INTO CARRY 0421 04E2 1801 JOC STAT07 IF A '1', JUMP 0422 04E4 1801 JOC STAT07 IF A '1', JUMP 0423 04E6 2FAA STAT07 PRINT 05PACE1(R10) PUT OUT 1 SPACEARACTER 0423 04E6 2FAA STAT07 PRINT 05PACE1(R10) PUT OUT 1 SPACEARACTER 0424 04EA 2E06 CH10UT R6 PUT OUT RIGHT CHARACTER 0425 04EC 2FAA PRINT 05PACE2(R10) PRINT 2 SPACES 0425 04EC 2FAA PRINT 05PACE2(R10) PRINT 2 SPACES 0426 04F0 10EF JNP STAT04 G0 D0 NEXT BIT 0427 04F2 0545 STAT05 INV R5 CHANGE THE FLAG 0428 04F4 1605 JNE STAT08 IF DONE, JUMP 0429 04F6 C1E4 MOV 02(R4), R7 GET SECONDARY STATUS 0470 0470 0208 <	0419	04DE	10F8		JMP	STAT04	GO CHEC	X NEXT BIT
0421 0422 1801 JUC STATO7 IF A '1', JUNP 0422 04E4 04C6 CLR R6 SET DATA TO ALL ZERO'S 0423 04E6 2FAA STATO7 PRINT @SPACE1(R10) PUT OUT 1 SPACEARACTER 0424 04E6 2FAA STATO7 PRINT @SPACE1(R10) PUT OUT 1 SPACEARACTER 0424 04E6 2E06 CH10UT R6 PUT OUT RIGHT CHARACTER 0425 04EC 2FAA PRINT @SPACE2(R10) PRINT 2 SPACES 0425 04EC 2FAA PRINT @SPACE2(R10) PRINT 2 SPACES 0426 04F0 10EF JNP STAT04 G0 D0 NEXT BIT 0427 04F2 0545 STAT05 INV R5 CHANGE THE FLAG 0428 04F4 1605 JNE STAT08 IF DONE, JUNP 0429 04F6 C1E4 MOV 02(R4), R7 GET SECONDARY STATUS 0470 0470 0208 LI R8, STAT2 SET UP BIT SELECTOR	0420	04E0	0A17	STAT06	SLA	R7,1	HOVE DA	ATA BIT INTO CARRY
0422 04E4 04E6 CLR R6 SET DATA TO ALL ZERU'S 0423 04E6 2FAA STAT07 PRINT @SPACE1(R10) PUT OUT 1 SPACEARACTER 04E8 0566' 04E8 0566' PUT OUT RIGHT CHARACTER 0424 04EA 2E06 CH10UT R6 PUT OUT RIGHT CHARACTER 0425 04EC 2FAA PRINT @SPACE2(R10) PRINT 2 SPACES 0425 04EC 2FAA PRINT @SPACE2(R10) PRINT 2 SPACES 0425 04EC 04EF JNP STAT04 G0 DO NEXT BIT 0427 04F2 0545 STAT05 JNV R5 CHANGE THE FLAG 0428 04F4 1605 JNE STAT08 IF DONE, JUMP 0429 04F6 C1E4 MOV	0421	0422	1801		JUC	SIAI0/	IF A 1	
0423 0468 0566' 0424 0468 0566' 0424 0468 2606 0425 0462 2606 0425 0462 2606 0425 0462 2606 0425 0462 2606 0425 0462 2606 0425 0462 2604 0425 0462 2545 0426 0467 1000 0427 0472 0545 0428 0474 1005 0428 0474 1605 0428 0474 1605 0429 0476 1605 0429 0476 1605 0429 0476 1605 0478 0002 0488 0002 04470 0208 LI 0430 0476 0208 0470 0208 LI 0470 0208 LI 0470 0470	0422	ONE4	2644	CTATA7	DOTAD	KO F ACDACE1/DIA	SEI DHI	IN IU ALL ZERU 5
042404EA2E06CH10UT R6PUT OUT RIGHT CHARACTER042504EC2FAAPRINT @SPACE2(R10)PRINT 2 SPACES042604EE0565'042604EFJMP042704F20545STAT05JNVR5CHANGE THE FLAG042804F41605JNESTAT08IFDONE, JUNP042904F6C1E4MOV#2(R4), R7GETSECONDARYSTATUS043004FA0208LIR8, STAT2SETUPBITSELECTOR	0423	MARS	25HH	SIMIO	LUIN	ESPHCEI(RIV.		JI I SPHUEHRHUIER
0425 04EC 2EAA PRINT @SPACE2(R10) PRINT 2 SPACES 0426 04EE 0565' 0426 04EF JMP STAT04 G0 D0 NEXT BIT 0427 04F2 0545 STAT05 JNP STAT04 G0 D0 NEXT BIT 0428 04F4 1605 JNE STAT08 IF D0NE, JUNP 0429 04F6 C1E4 MOV #2(R4), R7 GET SECONDARY STATUS 0430 04F6 0208 LI R8, STAT2 SET UP BIT SELECTOR	0424	MAED.	2504		CHIO	IT RA		
O4EE 05557 0426 04F0 10EF JNP STAT04 G0 D0 NEXT BIT 0427 04F2 0545 STAT05 INV R5 CHANGE THE FLAG 0428 04F4 1605 JNE STAT08 IF DONE, JUNP 0429 04F6 C1E4 MOV #2(R4), R7 GET SECONDARY STATUS 0430 04F8 0208 LI R8, STAT2 SET UP BIT SELECTOR	0425	04FC	2544		PRIN	E ASPACE2(R10) PRINT	2 SPACES
0426 04F0 10EF JNP STAT04 GO DO NEXT BIT 0427 04F2 0545 STAT05 INV R5 CHANGE THE FLAG 0428 04F4 1605 JNE STAT08 IF DONE, JUNP 0429 04F6 C1E4 MOV #2(R4), R7 GET SECONDARY STATUS 0430 04F0 0208 LI R8, STAT2 SET UP BIT SELECTOR		04ËĔ	05651				/ / //	
0427 04F2 0545 STAT05 INV R5 CHANGE THE FLAG 0428 04F4 1605 JNE STAT08 IF DONE, JUNP 0429 04F6 C1E4 MOV @2(R4),R7 GET SECONDARY STATUS 04F8 0002 0430 04FA 0208 LI R8,STAT2 SET UP BIT SELECTOR	0426	04F0	10EF		JNP	STAT04	60 D0 N	EXT BIT
0428 04F4 1605 JNE STAT08 IF DONE, JUNP 0429 04F6 C1E4 MOV #22(R4),R7 GET SECONDARY STATUS 04F8 0002 04F8 0208 LI R8,STAT2 SET UP BIT SELECTOR	0427	04F2	0545	STAT05	INV	R5	CHANGE	THE FLAG
0429 04F6 C1E4 MOV (22(R4), R7 GET SECONDARY STATUS 04F8 0002 0430 04FA 0208 LI R8, STAT2 SET UP BIT SELECTOR	0428	04F4	1605		JNE	STAT08	IF DONE	E, JUNP
04F8 0002 0430 04FA 0208 LI R8,STAT2 SET UP BIT SELECTOR	0429	04F6	C1E4		MOV	€2(R4),R7	GET SEC	Condary status
0430 04FA 0208 LI R8, STAT2 SET UP BIT SELECTOR		04F8	0002					
	0430	04FA	0208		LI	R8, STAT2	set up	BIT SELECTOR
	A#34		ABOO		in cha	CTATA	00 00 00	
VASI VARE IVEO UNY STATUA UU KUUESS ZNU NUKU	0431	0500	JUEQ	CTATOO	DOTA	SIAIV4		ALSS ZNU WUKU
0502 0200 ZEHH STRIVO ENTNI EURLEINIVI DU A UNILE 0502 02707	0432	0300	2FHH 02704	314108	r'KIN	ecalr (MIO)	DOHO	1,LF
0433 0504 0380 RTHP RETURN	0433	0504	0380		RTUP		RETHEN	

*******	*****					*****	******		0435
		165 	E2240	ELKEK P	STATUS U		******		0436
*******				******		RVTF	FRRINT	0506 00	0438
						****		0507 0A	••••
								0508 0A	
			<i>(</i>	UNIT: 1	## ERROR	TEXT		0509 2A	0439
						BYTE		0519 00	0440
				1	COMMAND	TEXT	CHEMSE	051A 20	0441
						BYTE		0525 00	0442
-					LF,LF	BYTE	BITS	0526 OD	0443
								0527 OA	
								0528 0A	
					ITS: /	TEXT		0529 42	0444
					(,LF	BAIF		052E 00	0445
								052F 0A	
WP SI'	EUL	R SE	lo or	DEI		IEXI		0530 4F	0446
					SI BC'	IEXI		055A 20	044/
					(11 -10	BLIE		V362 VU	V990
								V303 VH	
					,	DVTE	COACES	0364 00	A
					10	DVTE	CDACE1	0303 20	0447
					·v	DITE	OFHUEI	0560 20	VIJV
						DVTE	ност	0562 00	0451
					() L I	DITE	1001	0569 00	V701
				1	inst addr	TEXT		0544 48	0452
						RYTE		0575 00	0453
			/	ADDR: ·	STORAGE	TEXT	DRIVE	0576 20	0454
					C. CIUIOL	BYTE		0586 00	0455
				/	LENGTH:	TEXT	LENGTH	0587 20	0456
						BYTE		0591 00	0457
			/	ATUS:	DRIVE S	TEXT	DRIVST	0592 20	0458
						DVTE		0502 00	0459

303 DE TM990/	MD '303 D	sdsnad Emo sc	3.2.0	78.27 Comma	4 12:57:30 ND ISSUER SUE	HONDAY, MAR 03, 1980. BROUTINE PAGE 0015	
0462 0463			******** * *	*****	COMMANE	ISSUER SUBROUTINE	
0465			* This	subr	outine initia	alizes the transfer of the command *	
0466			# 15 # move	t to t	he disk contr	roller. The command list is first #	
0468			# that	COM	ands can be i	initiated from EPROM. This *	
0469			* subr	outin	e also deteri	nines whether status bits are #	
0470			* Cnec * thi	:Keo. 5 rout	ine 'HHLI UN ine. This su	ENNUMY flag 15 also checked in *	
0472			* modu	ile an	d the issue (command module. *	
0473			₩ × Thi		ha DCD that .	÷ Tran cafturna mu coll Annandiu U t	
0475			* 1012	the T	1990/303 manus	al describes this interface. A *	
0476			* exa	mple o	of this interi	face is the 'FORMAT' command. #	
0472			*	*****	*********	*	
0479	0544			EVEN			
0480	05A4 05A6	C26D 0012	COMISR	MOV	€18(R13),R9	r9 = ran base	
0481	0548	C2A9		HOV	erombas(R9),	R10 Get the base of the epron	
0482	05AC	CZID	COMI01	MOV	#R13,R8	GET ADDR OF 1ST LIST	
0483	05AE	0207		LI	R7, COMBUF	GET ADDR OF CHD ISSUER BUFFER	
0484	0582	0000 A1C9		Δ	89.87	ADJUST FOR RAN	
0485	05B4	0206	COMI02	ΪI	R6, MAXWDS	GET # OF WDS TO BE XFERRED	
0486	0588	CDF8	COMI03	MOV	*R8+,*R7+	MOVE DATA	
0487	05BA	0606		DEC	R6	DECREMENT THE CTR	
0488	05BF	10FU 04C1		CIR	R1	IF NUL LUNE; KEEP NUVING	
0490	0500	C029		MOV	EUNITEL (R9)	RO DO WE INSERT THE UNIT	
0491	0502	0220		.FQ	CONT20	TE NO. JUMP	
0492	05Č6	C069		HOV	EUNIT(R9),R1	SET UP THE UNIT #	
0402	0508	022A	CONT20	MOU	ATNTEL G(DO)	DA TA LE INE INTERDURTE 2	
04/3	05CC	0212	CONIZO	1101	EINT LOUN / / /	NO DO WE COE INTERNOFTS :	
0494	05CE	1302		JEQ	COMI05	IF NO, JUNP	
0490	0502	0221		AI	RI, INIEN	SET OF INTERROPT ENRIE BIT	
0496	05D4 05D6	E9C1 FFF4	COM105	SOC	R1, e-12(R7)	TURN ON UNIT & INT BIT	
0497	0508	CDF8		NOV	#R8+,#R7+	DO WE CHAIN ?	
0499	05DC	04D7		CLR	*R7	ZERO THE LAST WORD	
0500	05DE	1005		JHP	COMI06	GO SET UP XFER	
0501	05E0	0507	CUM104	TNCT	K/3K4 R7	SAVE ADUR OF LAST CHAIN WURD R7 POINTS TO NEW LIST	
0503	05E4	Č507		MOV	Ř7, ≭R 4	UPDATE CHAIN POINTER	
0504	05E6	C218		MOV	*R8, R8	GET NEXT CHAIN ADDR	
0506	05EA	0208	COMI06	LI	R8, COMBUF	GET ADDR OF IST LIST	
0507	UDEU 05FF	0000 A209		Δ	89.88	AD. HIST FOR RAM	
0508	05F0	C329		MOV	EBAS303(R9),	R12 SET UP CRU ADDR OF TM900/303	
ሰፍሰው	05F2	0228 1E00		TP	RISY	IS THE CONTROLLER DUSY 2	
0510	05F6	1606		JNE	COMIOS	IF NO, JUNP	

303 DEMO SDSNAC TN990/303 DEMO SO	: 3.2.0 78.27 FTWARE COMM	4 12:57:30 ND ISSUER SUB	NONDAY, MAR 03, 1980. BROUTINE PAGE 0016
0511 05F8 C029 05FA 0218	NOV	eprntfl(R9),F	RO DO WE PRINT ?
0512 05FC 1302 0513 05FE 2FAA	JEQ PRINT	CONIO7 (ebsynsg(r10)	IF NO7 JUMP) PRINT 'CONTROLLER BUSY'
0600 0748' 0514 0602 0380 0515	COMIO7 RTWP		EXIT SUBROUTINE
0516		up interrupt	T SERVICE ROUTINES
0517	¥		
0518 0604 C060 0606 000E	CONIO8 NOV	eclkint,R1	get addr of clock int vector
0519 0608 0202 . 060A 0460	LI	R2, BRANCH	Get Branch opcode
0520 060C 0203 060E 0722	LI	R3, XFERIN	GET PC
0521 0610 CC42	MOV	R2, #R1+	SET UP INTERMEDIATE VECTOR
0522 0612 HULA	A	N10-K3	Adjust for eprop addr
0524 0616 0060	NOV	eFLPVEC, R1	get addr of vector 2
0525 0410 0004	MOU	R7.#R1+	SET UP RRANCH COMMAND
0526 061C 0203 061F 0774	LĨ	R3, CONINT	GET ADDR OF CONTROLLER ISR
0527 0620 A0CA	A	R10,R3	ADD IN EPRON BASE
0528 0622 C443	MOV	R3, #R1	PUT REAL ADDR IN VECTOR
0529 0624 0200	LI	R0, >F00	Set up map bits
0626 0100	1.7	07 COMPLE	
0330 0626 0207	LI	R/SCONDOP	JET OF LOD HUUK
0531 0620 4109	A	R9-R7	ADJUST FOR RAM
0532 062E 020C	ΪI	R12, CRU01	GET CRU ADDR OF CLOCK
0630 0100 0533 0632 33EA	LDCR	eclkval (R10)	,15 LOAD THE CLOCK VALUE
0634 0744			
0534 0636 1E00	SBZ	INTCLK	GO TO INTERRUPT MODE
0000 0608 1000	580	ULKBI I	TURN UN LLUCK INT
0530 0634 1002	SDU I TNT	2	OPEN HE INTERNIET WINDOW
063E 0003	24/12	•	
0538 0640 C329 0642 0228	VOH	€BAS303(R9),	R12 GET CONTROLLER CRU ADDR
0539 0644 COE7 0646 0004	MOV	e4(R7),R 3	GET THE WD WITH INT BIT
0540 0648 0493	SLA	R3,9	PUT INT BIT INTO CARRY
0541 064A 1701	JNC	COMI21	IF NO INT, JUMP
0542 064C 1D0D	SBO	INTBIT	else enable bit at Cru
0543	*	T OUT COMMAND	
0545	*/ /0	i oui commente	
0546 064E 3200	COMI21 LDCR	R0,8	PUT OUT MAP BITS
0547 0650 1D08	SBO	COMAND	SET CONMAND BIT TO 1
0548 0652 1D0A	SBO	CUE	SET CUE TO 1
0549 0654 1F0B	CONIO9 TB	ACCEPT	HAS THE DATA BEEN TAKEN ?
0000 0606 16FE	UNL CD7		IF NUS KEEP TESTING TAVE PHE LOU
0552 0656 1F08	COMI 10 TR	ACCEPT	HAS ACCEPT GONE LON ?
0553 065C 13FE	JEQ	CONI10	IF NO, KEEP CHECKING
0554	ŧ		
0555	+====> WR	ITE OUT 2ND B	iyte of the address
0006	Ŧ		

903 DE 111000	: nu 1202	Sushi Ngan c	IL J.Z.V	78.Z/	/4 12+3/+3U WIN TOCHED CH	DONITIME 03, 1780. DAGE 0017
17707	303	ucino a		CONTR	WE 1550EN 30	
0557	065E	3207		LDCR	R7,8	SEND OUT 2ND BYTE
0558	0660	1E08		SBZ	COMAND	TAKE COMMAND LOW
0559	0662	1DOA		SBO	CUE	SET CUE TO 1
0060	0004	11-08	COMITI	1B	AULEPT	HAS DATA BEEN TAKEN ?
0562	0000	1F0A		SR7		TAKE CHE LOW
0563	066A	IFOB	CONT12	TB	ACCEPT	HAS ACCEPT GONE LOW 2
0564	066C	13FE		ĴĒQ	CONI12	IF NO, KEEP TESTING
0565	066E	06C7		SHIPB	R7	PUT LAST BYTE IN LEFT BYTE
0566			# 			
000/			*	=2 WKI	LIE UUI SKU E	IT IE
0569	0670	3207	*		R7.8	LOAD 3RD RYTE
0570	0672	1DOA		SBO	CUE	SET CUE TO 1
0571	0674	1F0B	COMI13	TB	ACCEPT	has the data been taken
0572	0676	16FE		JNE	COMI13	IF NO, KEEP CHECKING
0573	0678	1E0A		SBZ	<u>CUE</u>	TAKE CUE LOW
00/4	06/A	0607		SHPB	K/	STRATCHTEN UUT AUUR
03/3	00/L	0200		LI	R12, URUUI	SET UP LIKU BASE UP LLUCK
0576	VUIL	0100	*			
0577			}	=> ST/	ART CLOCK	
0578			Ŧ			
0579	0680	COE7	COMI19	MOV	04(R7),R 3	GET THE WD WITH INT BIT
0500	0682	0004		~ •	ATNTEVD (DO)	
0380	0004	0210		ULK	EINIEXP(R9)	ULEAR INT EXPECTED FLAG
0581	0600	04F9		CL R	@INTOCC(R9)	CLEAR INT OCCURRED FLAG
~~~	0686	0214		CLIN	2111100011177	CEENT INT COCONNED TENC
0582	0680	0Ã93		SLA	R3,9	PUT INT BIT INTO CARRY
0583	068E	1702		JNC	COMI14	IF NO INT, JUHP
0584	0690	0729		SET0	@INTEXP(R9)	SET THE INT EXPECTED FLAG
A505	0692	0210	CONTIA	<b>н</b> т		OFT UD ADDD OF TIMEOUT DOUTINE
0383	0674	0200	/ CON114	LI	NO CHIUUI	SET OF HUDR OF TIMEOUT ROUTINE
0586	0698	A00A		A	R10.R0	and in Ferrin Base
0587	069A	C060		MOV	<b>eclKINT</b> ,R1	RE-SET UP CLOCK INT VECTOR
	0690	000E				
0588	069E	0501		INCT	R1	POINT TO ADDR
0589	0640	C440		NOV	R0, #R1	PUT IN NEW ADDR
0570	VORZ	0200		LI	NUS LICKCI	set up counter for 25 sec 🌑
0591	0644	3364		LICR	OCI KVAL (R10	), 15 RELOAD THE CLOCK
VV/1	0648	0744	,	LOUN	COLINICATI	
0592	0644	C157	COMI15	MOV	*R7, R5	Is the command done ?
0593	06AC	13FE		JEQ	COMI15	IF NO, KEEP CHECKING
0594	06AE	0205		LI	R5,WAIT	SET UP WAIT VALUE
OFOF	0680	0010		000	0 <b>.</b>	
0090	0682		CUN122	DEU	KO COMITOO	DEC WALL VALUE
0597	0684	10700		UNE. I THE	0	SHIT DOWES CHIVIDE FOLLED
v0//	06BE	0000		1111	v	CHUT BOWY ANTIGUNG IV
0598	06B4	C169		MOV	@INTEXP(R9)	R5 HERE HE EXPECTING INTERRUPTS ?
	06BC	021 <u>C</u>				
0599	0686	: 1308		JEQ	CUMI16	IF NUT JUTP'
0000	0000	7 6167 2 624#		nuv	EINIOLUKY)	ANG DID ME DET HIM INTERNOPT ?
0601	0604	1605		. NF	CONT16	IF YES, JUNP
0602	0606	5 C169		MOV	<b>EPRNTFL(R9)</b>	R5 DO WE PRINT ?
	0608	8 0218				

.

303 DEMO SDSNAC 3.2. TN990/303 DEMO SOFTWAR	) 78.2 E <b>Comm</b>	74 12:57:30 AND ISSUER SUE	MONDAY, MAR 03, 1980. ROUTINE PAGE 0018			
0603 06CA 1302 0604 06CC 2FAA	JEQ Prin	COMI16 T ENDINT(R10)	IF ND, JUMP ELSE PRINT NO INT GENERATED			
0605 0600 C169 C0HI1	6 MOV	estatel(R9),	15 do me check status ?			
0606 06D4 130E 0607 06D6 C007 0608 06D8 0205	jeq Mov Li	COMI17 R7,R0 R5,WP4	IF NO, JUMP SET UP ADDR OF CMD LIST FOR STATUS SET UP NP ADDR			
06DA 01D0 0609 06DC A149 0610 06DE 0206 04E0 04581	A LI	R9, <b>R5</b> R6, status	adjust Ram Set up PC addr			
0611 06E2 A18A 0612 06E4 0405 0613 06E6 C169	a Blwp Mov	R10,R6 R5 @ERRFLG(R9),F	adjust epron base Go Check Status R5 did we have an error ?			
06E8 021A 0614 06EA 1303 0615 06EC C169 06FF 0216	jeq Mov	COMI17 @HALTFL(R9),1	IF NO, JUMP R5 do we halt on errors ?			
0616 06F0 1628 0617 06F2 C167 C0H11 06F4 0010	JNE 7 MOV	XFERI1 @16(R7),R5	IF YES, JUMP TO EXIT DO WE CHAIN ?			
0618 06F6 1112 0619 06F8 C169 06FA 021F	MOV	eLOOPFL(R9),	RS DO ME LOOP ?			
0620 06FC 1325 0621 06FE C00C 0622 0700 020C	jeq Mov Li	XFER12 R12, R0 R12, >80	IF NO, EXIT SAVE CRU ADDR GET CRU ADDR OF TMS9902			
0/02 0080 0623 0704 1F15 0624 0706 1607 0625 0708 04C5	tb Jne Clr	21 Comi23 R5	Has a key been hit ? If No, Jump Clear input reg			
0626 070A 3605 0627 070C 0285 070F 1800	STOP	R5,8 R5,ESCAPE	READ THE THS 9902 WAS THIS AN ESCAPE CHAR ?			
0628 0710 1602 0629 0712 046A 0714 008A	JNE B	COM123 ESCANO4(R10)	IF NO, CONTINUE 60 TO COMMAND SCANNER			
0630 0716 C300 COMI: 0631 0718 046A 0714 05467	23 MOV B	R0,R12 @COMI01(R10)	Restore R12 Yes, Branch			
0632 071C C1E7 COMI 071E 0012	18 MOV	@18(R7),R7	GET THE NEW ADDR			
0633 0720 10AF	JII	CUN119	OU PROCESS NEXT CONTIANU			
303 E TM990	<b>eno</b> /303	sdsmac Demo so	3.2.0 Ftware	78.27 INTER	4 12:57:30 RUPT SERVICE	HONDAY, MAR 03, 1980. ROUTINES PAGE 0019
----------------	--------------------	--------------------------	-----------------	----------------	----------------------------	---------------------------------------------
0636 0637	;		****** *		INTERRUPT	SERVICE ROUTINES *
0650			******	****	**********	************************************
0037			T X	-\ TCD		VEED TINEAUT
0040			¥	-/ ISN	FUR CRU INH	NOPER (INCOU)
0642	0722	0300	ŶFERIN	LINI	0	SHUT DOWN INTERRUPTS
0643	0726	C26D		MOV	@18(R13),R9	get ram base
0644	072A 072C	020C 0100		LI	R12, CRU01	GET CLOCK INT
0645	6 072E	1E00		SBZ	INTCLK	go to int mode
0646	0730	) 1E03		SBZ	CLKBIT	CLEAR THE INT
- 0647	0732	2 1D03 -		SBO	CLKBIT	SET UP FOR NEXT INT
0648	3 0734	C069		MOV	eprntfl(R9),	R1 DO WE PRINT ?
	0736	5 0218				
0649	0736	3 1304		JEU	XFERII	IF NUT JUNP DI CET THE EDDON DACE
0000	0734	1 6007		nuv	ENUMBHS ( R7 / )	KI UEI INE EPKUN DHOE
0451	0730 0730	· 0224		POINT		DOTNT THE MECCACE
0001	0730	0701		L.L.T.M.	exchibu(n1/	FRINT THE RESONCE
0652	2 0742 0744	2 020E	XFERI1	LI	R14, XFERI2	Change Return Address
0653	3 0746	5 A381		A	R1, R14	Adjust for Ram
065	0748	3 0380	XFERI2	RTHP		RETURN
0655	5 0744	) 588D	CLKVAL	Data	>588D	250 MS TICK VALUE
0650	5		¥			
065	2		*=====	=> COI	mand executi	ON TIME OUT ISR
065	3		÷.			
0633	0740	0300	CHIOUI	LIUI	0	SHUT DUNN INTERRUPTS
<u> </u>	0/4E \ 07E/				A10/0101 00	OFT DAM DACE
0000	0750	2 0012		NUV	£10(113/317	OEI NHI DHƏE
066	075			11	R12-CRI01	GET 9901 CRILADOR
	075	5 0100			112701001	
0662	2 0756	3 1E00		SBZ	INTCLK	go to int mode
066	3 075	A 1E03		SBZ	CLKBIT	CLEAR THE INTERRUPT
066	0750	C 1003		SBO	CLKBIT	SET UP THE INTERRUPT
0665	5 0756	E 0629		DEC	€WP3(R9)	DEC THE TIME OUT CTR
	0760	) 01 <b>B</b> 0				
0666	5 0762	2 16F2		JNE	XFERI2	IF NOT 0, EXIT
066)	7 0764	4 C069		HOV	eprntfl(R9),	R1 DO WE PRINT ?
	0766	5 0218				
066	3 0768	3 13EC		JEQ	XFERI1	IF NO, JUNP
066	9 076	A CO69		MOV	erombas(R9),	R1 GET THE EPRON BASE
A17	0/60			DOTA		
00/0	0/01 0/01	L <u>ZFHI</u> A A7EE/		LUTH		PRINT THE TIME OUT NESSHOE
047	1 077	2 10E7			VEEDTI	CO TO EDDOD EVIT
047	5 0//2	L IVL/	+	01#		OU TO ENNOR EXTT
067	λ.		+=====	=> 00	NTRALIER TSR	
067	á		÷ .	-5 00	TROLLEN ION	
067	5 077 077	4 0300 6 0000	CONINT	LIMI	0	SHUT DOWN INTERRUPTS
067	6 077 077	8 C26D A 0012		MOV	@18(R13),R9	get ran base
067	7 077 077	C C329 E 0228		MOV	@BAS303(R9),	R12 GET /303 CRU ADDR
067	8 078	0 1EOD		SBZ	INTBIT	CLEAR INTERRUPT

-

303 DE T19990/	M0 303 [	sdsmac Ieno so	3.2.0 FTWARE	78.27 Inter	74 12:57:30 RUPT SERVICE	Honday, Ma Routines	<b>R 03,</b> 19	980.	PAGE 0020
0679 0680	0782 0784	1D0D 020C		5 <b>80</b> Li	INTBIT R12, CRU01	set up int Get cru ba	errupt a Se of 99	MGAIN 201	
0681 0682	0788 0788 078A	1E00 1E02		SBZ SBZ	INTCLK INT303	go to inte Clear inte	rrupt MC Rrupt	DE	
0683 0684	078C 078E	1D02 0729 0214		SBO Seto	INT303 @INTOCC(R9)	SET UP INT SET INTERF	Errupt NPT occi	JRRED FL	AG
0685	0792 0794	C029 021C		MOV	€INTEXP(R9),	RO DID WE E	XPECT AN	INTERR	upt ?
0686 0687	0796 0798 0798	16D8 C069		jne Mov	XFERI2 PRNTFL(R9),	IF YES, GO R1 do we pf	I TO EXIT Rint ?	ſ	-
0688 0689	079C 079E	13D2 C069	·	jeq Mov	XFERI1 erombas(R9),	IF NO, JU R1 Get Epro	ip In Base		
0690	07A2 07A4	2FA1 0857		PRIN	( enotexp(R1)	PRINT 'UNE	EXP INT'	MSG	
0691 0692	07 <b>A</b> 6	10CD	*****	JNP HHHH	XFERI1	GO TO ERRO	NR EXIT		********
0693			¥		. Comma	ND ISSUER M	ESSAGES		Ŧ
0694			******		***********	*********	*******	*******	*********
0695	07 <b>A8</b> 07 <b>A9</b>	od Oa	BSYMSG	BYTE	CR,LF				
0696	07AA	43		TEXT	'CONTROLLER	Busy - Com	Yand Nut	ISSUED'	
0697	07CE 07CF 07D0	00 0A		BYTE	CR,LF,0				
0698	07D1 07D2	ŎĎ OA	XFRMSG	BYTE	CR,LF				
0699	0703	43		TEXT	'CONTROLLER	Hould Not <i>i</i>	Accept L	ist addr	ESS'
0700	07FB 07FC 07FD	0D 0A 00		BYTE	CR,LF,0				
0701	07FE 07FF	ŎĎ OA	TOUTHG	BYTE	CR,LF				
0702	0800	43		TEXT	- Command DID	NOT COMPLE	ETE IN 2	5 secone	IS7
0703	0826 0827 0828	0D 0A 00		BYTE	CR,LF,0				
0704	0829 082A	ÓD OA	NOINT	BYTE	CR,LF				
0705	0828	43		TEXT	'CONMAND DID	NOT INTER	rupt upo	n comple	TION'
0706	0854 0855 0854	0D 0A 00		BYTE	CR,LF,0				
0707	0857 0858	ŎĎ OA	NOTEXP	BYTE	CR,LF				
0708 0709	0859 0870 087E 087F	55 0D 0A 00		TEXT BYTE	CR,LF,0	INTERRUPT	from Con	TROLLER	,

.

303 DE TM990/	Mo sdsna 303 deno s	c 3.2.0 Oftware	78.27 ISSUE	4 12:57:30 Command Subr	Monday, Ma Routine	R 03, 19	80.	PAGE 0021
0712		******	*****	***********	********	*******	*******	*******
0713		Ŧ		ISSUE C	ommand sub	ROUTINE		¥
0714		*	1100	COMMAND /				ŧ
0/15		* ine	1550	e cuntianu' su	ibroutine a	liows th	e user t	to #
0/16		* 1016	racti	Vely 155Ue a	maximum of	10 COM	ang 11st	5 TO *
0/1/		* the	TIOPP	Y GISK CONTRO	nier. ine	operator	enters	
0710		* 5001	000110	ie of encering		d (f P	ione whi	118 T
0720		x offi	utur w him	to then doken to build com	a series	ur quesc which c	1005 WH1	
0720		* ellio * icc)	111 W 111W	the control		WHICH C	an iatei	··UE #
0722		¥ 1550	ieu iu	Che controli				÷
0723		******	****	***********	*********	******	******	
0724	0880		EVEN					
0725	0880 C26D 0882 0012	ISSCMD	MOV	@18(R13),R9	Get Ram B4	ise from	old wp f	79
0726	0884 C2A9 0886 0224		MOV	erombas(R9), F	R10 GET EF	rom base		
0727	0888 8464 0884 0065 088C 0210	,	С	€INTVAL(R10),	@INITFL(R9	) do we	NEED TO	INIT ?
0728	088E 1307		JEQ	1SSC00	IF NO, JU	P		
0729	0890 0201		LĪ	R1, WP3	SET UP FOR	BLWP		
0730	0892 0180		A	R9. R1	AD HIST RAP	RASE		
0731	0896 0202		ΪI	R2, INIT	SET UP PC	ADDR		
A700	0898 02CE			D44 D2				
0732	USYA AUSA		A Di UD	RIVIKZ	AUJUST KUT	T BASE	-041	
0733	0890 0401	100000	BLWP		GU DU INI		UN	THOTOT
V/34	0076 04EY	155000	ULK	EONTIFE(KA)	ULLERK UNI	FLHU, N	R WILL .	INDERI
0735	VOHO 0220	¥			OUR OWN			
0736	08A2 0207		LI	R7, BUF	GET ADDR (	<b>JF BUFFE</b> F	2	
	0844 0008							
0737	08A6 A1C9		Α	R9, R7	ADJUST RAI	1 BASE		
0738	0848 0208		LI	R8, CHINCTR	SET UP CTI	2		
	08AA 000A							
0739	USAC 04F7	ISSC01	<u>C</u> LR	# <del>{</del> /7+	ZERO MORD	0 (PRIM	KY STAT	US)
0/40	USAL 041-7	100000	й.К	*K/+	LENU WURU	1 (SECO	iuary sti	A105)
0741		155002	ULK DO TH	KI CACOMMOO/D40	ULEAR INPO	JI REGISI	EK	
V/4Z	VODZ ZPHH	,	LUIN	ecomporate	HOK FUR	JUNNHNU		
0742	USBA UHOO		R	STNCHR/RIAN	HOVE CODE	& EVENI	IF.	
V/ <del>1</del> 3	0888 0044	,	<i>.</i>	emood(niv)	HOTE CODE	W LALUU		
0744	08BA 2F41		HEXT	N R1	GET A HEY	VALUE		
0745	0880 0908	,	ΠΔΤΔ	ISSC21	TF 'CR' G	n TAT r	MMAND T	SSHER
0746	08BE 08B0	,	DATA	ISSC02	IF NOT HE	(, ASK A	AIN	
0747	0800 0281	ISSC03	ĈI	R1, MAXCMD	IS THIS T	)0 Large	?	
	08C2 0010	-						
0748	08C4 15F5		JGT	ISSC02	IF YES, A	sk again		
0749	08C6 06C1		SHPB	RI	LEFT JUST	IFY FOR I	IOVE	
0750	0808 0404	15SC04	ULR	K4	SET DEFAU			
0751	VACA 2-AA	,	PRIN	i euniing(R10	) ask for (	JNI I		
A750	USUL UA/F		ы		MOUE CODE	. EVENIE	rr:	
0/52	NOUL VOHA	,	DIL.	e14208(1(10)	NUVE LUDE	a cierni		
0752	0802 2544		HEYT	N R4				
0754	0804 0809	,	ΠΔΤΔ	ISSC05	GO PROCES	STHEDE		
0755	0806 0808	/	DATA	ISSC04	IF NOT HE	X, ASK A	GAĨŇ	
0756	0808 0284	ISSC05	ĒI	R4, MAXUNT	IS THE UN	IT TOO LI	ARGE ?	
	08DA 0003							

303 DEMO SDSMAC 3.2.0 TM990/303 DEMO SOFTWARE	78.274 12:57:30 ISSUE COMMAND SUB	MONDAY, MAR 03, 1980. ROUTINE PAGE 0022
0757 080C 15F5 0758 080E A044 0759 080E 2FAA ISSC06	JGT ISSCO4 A R4,R1 PRINT @VERMSG(R10	IF YES, ASK AGAIN ADD UNIT TO COMMAND ) ASK VERIFY MESSAGE
0760 08E4 2EC5 0761 08E6 04C4 0762 08E8 0285 08E8 0285	Inchar R5 CLR R4 CI R5, space	Get the character Set bit to 0 Space terminator ?
0763 08EC 1308 0764 08EE 0285 08E0 0800	JEQ ISSCO7 CI R5,CARRET	IF YES, JUMP CARRIAGE RETURN TERMINATOR ?
0765 08F2 1308 0766 08F4 0285 08F6 4F00	JEQ ISSCO7 CI R5,NO	IF YES, JUMP IS ANSHER A 'N' ?
0767 09F8 1305 0768 09FA 0285 09FC 5900	JEQ ISSCO7 CI R5, YES	IF YES, JUMP IS ANSHER A 'Y' ?
0769 09FE 16F0 0770 0900 0204 0902 0040	UNE ISSCO6 LI R4, VEYBIT	IF NOT 'Y' or 'N', ASK AGAIN TURN ON VERIFY BIT
0771 0904 A044 ISSC07 0772 0906 CDC1 0773 0906 CO69 ISSC08	A R4,R1 MOV R1,#R7+ MOV @STORFL(R9),	Complete word 2 Put word 2 in List R1 Mass storage mode 2
090A 022C 0774 090C 1316 0775 090E 04C1	JEQ ISSC25 CLR R1	IF NO, JUMP CLEAR INPUT REGISTER
0776 0910 2FAA 0912 0B1B' 0777 0914 06AA	PRINT @STORE1(R10 BL @INSUB(R10)	)) ASK FOR MSW OF STORAGE ADDR MOVE CODE & EXECUTE
0916 0D64 0778 0918 2E41 0779 091A 091E	HEXIN R1 DATA ISSC09	GET THE MSW PROCESS THE 0
0780 091C 0908' 0781 091E 0A11 ISSC09 0782 0920 0911	DATA ISSCO8 SLA R1,1 SRL R1,1	IF NOT HEX, AS AGAIN STRIP OFF BIT O
0783 0922 CDC1 0784 0924 04C1 ISSC10 0785 0926 2FAA	MOV R1,#R7+ CLR R1 PRINT @STORE2(R10	Put word 3 Away Clear Input Register D) Ask for LSW of Storage Adr
0928 08447 0786 092A 06AA 092C 0D647	BL @INSUB(R10)	MOVE CODE & EXECUTE
0787 092E 2E41 0788 0930 0934/ 0789 0932 0924/	HEXIN R1 DATA ISSC11 DATA ISSC10	GET THE LSW PROCESS THE 0 IF NOT HEX, ASK AGAIN
0790 0934 0911 ISSC11 0791 0936 0A11 0792 0938 1021	SRL R1,1 SLA R1,1 JMP ISSC28	STRIP OFF BIT 15 GO GET THE LENGTH
0793 093A 04C1 ISSC25 0794 093C 2FAA 093E 0B6D	PRINT PHY1(R10)	ASK FOR TRACK #
0795 0940 0666 0942 0D64 0796 0944 2E41	BL @INSUB(R10)	NUVE CULLE & EXELUTE
0797 0946 094A 0798 0948 093A 0799 094A 0261 ISSC26	DATA ISSU26 DATA ISSU25 5 ORI R1, 28000	Froless V IF NOT HEX, ASK AGAIN TURN ON PHYSICAL BIT
0940 8000 0900 094E CDC1 0801 0950 04C0 ISSC27 0802 0952 2FAA	NOV R1,#R7+ 7 CLR R0 PRINT @PHY2(R10)	PUT WORD 3 IN LIST INITIALIZE SURFACE TO 0 ASK FOR SURFACE

303 <b>deno</b> TN990/303	SDSMAC Demo so	3.2.0 FTWARE	78.27 ISSUE	74 12:57:30 E command subr	MONEDAY, MAR 03, 1980. ROUTINE	page
095	4 08951					
0803 095	6 06AA		BL.	einsub(R10)	MOVE CODE & EXECUTE	
090	8 0064 A 2640		HEXTN	I RO	GET_SURFACE/SECTOR	
0805 095	C 0960'		DATA	ISSC29	PROCESS 0	
0806 095	E 0950'	100000	DATA	ISSC27	IF NOT HEX, ASK AGAIN	
0807 096	2 0001	155029	HNDI	KU, 1	SIRIF OFF BIT	
0808 096	4 0480		SLA	R0,8	LEFT JUSTIFY	
0809 096	6 0401	ISSC31	CLR	R1	CLEAR INPUT REGISTER	
0810 096	21-AA 21 ORR1/		PRIN	( ent3(R10)	ASK FUR SECTUR	
0811 096	C 06AA	*	BL	eINSUB(R10)	MOVE CODE & EXECUTE	
096	E OD64'				CET INDUT	
0812 097	10 2241 12 09767			1660.35	PROCESS 0	
0814 097	4 0966		DATA	ISSC31	IF NOT HEX, ASK AGAIN	
0815 097	6 0241	ISSC32	ANDI	R1, >1F	STRIP OFF BITS	
097	78 001F					
0817 097		155028	MOVE	R1.#R7+	PUT MORD 4 IN LIST	
0818 097	VĚ 04ČI	ISSC12	CLŔ	RI	ZERO THE LENGTH	
0819 098	30 2FAA		PRIN	T EBYTCNT (R10)	) ask for length	
0920 098	32 UHLO' RA NADO		Ri	ATNSIR (R10)	NOVE CODE & EXECUTE	
098	36 OD64/			2110000111107		
0821 098	58 2E41		HEXI	N RI	GET THE LENGTH	
0822 098	54 098E1		DATA	155013 Teerit2	TE NOT HEY ACK AGAIN	
0824 098	SE 0241	ISSC13	ANDI	RITEFFE	STRIP OFF BIT 15	
099	70 FFFE					
0825 099		100014	NUV	RI ₂ #R/+	PUI LENGIH IN LISI	
0020 075	74 0201	155014	C1	N117F	INITIALIZE NAME DITO	
0827 095	98 2FAA		PRIN	T EMAPHSG(R10	) ask for map addr	
093	9A UAU6' 9C 0400		DI		NOUS CODE & EVECUTE	
0020 07	9E 0064'		DL	EINOODINIVI	HOVE CODE & EXCOME	
0829 09	A0 2E41		HEXI	N_R1	GET THE NAP	
0830 09/	AZ 09A61		DATA	ISSUI5	PROCESS THE O	
0832 09	A6 0281	ISSC15	CI	R1, MAXMAP	IS THE MAP TOO BIG ?	
09	A8 000F					
0833 09	AA 15F4		JGT	ISSC14	IF YES, ASK AGAIN	
0834 091	AF OACT	100014		R1,#R/+	CLEAR THE ADDRESS	
0836 09	BO 2FAA	100010	PRIN	T EMEMMSG(R10	) ASK FOR MEMORY ADDRESS	
09	82 0AFC/		-			
0837-09	84 06AA 84 0044/		BL	EINSOR(KIO)	MUVE CODE & EXECUTE	
0838 09	B8 2E41		HEXI	N R1	GET THE ADDRESS	
0839 09	BA 09BE'		DATA	ISSC17	PROCESS THE 0	
0840 09	BC 09AE'	100017	DATA	ISSUI6	IF NUL HEAD ASK AGAIN	
09	CO FFFE	100017	HADI		SINTE OFF DIT 13	
0842 09	C2 CDC1		MOV	R1,#R7+	PUT MEMORY ADDR IN LIST	
0843 09	C4 0608		DEC	R8 TSSC20		
0845 09	C8 0201		LI	R1, CHNBIT	TURN ON CHAIN BIT AND HAP	Ж
09	CA 800F					

PAGE 0023

303 DENO SDSMAC 3.2.0 TM990/303 DENO SOFTWARE	78.274 12:57:30 ISSUE COMMAND SUB	MONDAY, MAR 03, 1980. ROUTINE PAGE 0024
0846 09CC CDC1 0847 09CE 05C7 0848 09D0 C9C7	MOV R1,*R7+ INCT R7 MOV R7,-2(R7)	PUT INTO COMMAND LIST R7 POINTS TO NEXT LIST SET UP CHAIN ADDR
09D2 FFFE 0849 09D4 046A	B @ISSC01(R10)	go ask questions again
0906 08907 0850 0908 0288 ISSC21 0904 0004	CI R8, CHINCTR	DID THEY STOP AT 1ST LIST ?
0851 09DC 1343 0852 09DE 0227 09E0 FEE8	JER ISSC30 AI R7, MINUS8	IF YES, EXIT POINT TO LAST CHAIN ADDR
0853 09E2 04F7 ISSC20	CLR #R7+	CLEAR OUT CHAIN POINTER
0854 09E4 04D7 0855 09E6 0200 09E8 00C8	CLR #R7 LI R0, BUF	set up addr of command lists
0856 09EA A009 0857 09EC 2FAA ISSC18	A R9, R0 PRINT @STATMG(R10	Adjust Ram Base 1) Ask Check Status Command
09EE 0BU27 0858 09E0 2EC1	INCHAR RI	GET ANSHER
0859 09F2 0705	SETO R5	SET UP DEFAULT
0860 09F4 0281	CI R1, SPACE	SPACE TERMINATOR ?
0861 09F8 130A	JEQ ISSC33	IF YES, JUNP
0862 09FA 0281	CI R1, CARRET	CARRIAGE RETURN TERMINATOR ?
09FC 0000 0863 09FE 1307	.IE0 199022	TE VEC. HIMD
0864 0400 0281	CI RI,YES	IS ANSWER = 'Y' ?
0402 5900	FO 100000	
0863 0904 1304	JEW ISSU33 CI RI-NO	IF YES, JUTP TS ANSLER = $(N/2)$
0A08 4E00		
0867 0A0A 16F0	JNE ISSC18	IF NOT 'Y' or 'N', JUMP
0868 0900 0405 0869 040F CA45 ISSC33	R NOV R5.0STATEL (R	19) STORE FLAG VALUE
0A10 0222		
0870 0A12 2FAA ISSC23	3 PRINT @LOOPMG(R10	)) ASK LOOP QUESTION
0871 0416 0401	CLR R1	Clear the loop flag
0872 0A18 2EC5	Inchar R5	GET THE ANSWER
08/3 0A1A 0285	CI R5, SPACE	SPACE TERMINATOR ?
0874 0A1E 130A	JEQ ISSC34	IF YES, JUMP
0875 0A20 0285	CI R5, CARRET	CARRIAGE RETURN TERMINATOR ?
0922 0000 0976 0624 1307	JE0 199034	TE VER. IND
0877 0A26 0285	CI R5,NO	IS THE ANSHER NO ?
0A28 4E00	ED ICCCO.	
0879 0420 0285	CI R5. YES	IF TEST JUTT IS THE ANSHER VES 2
0A2E 5900	01 100/120	to the promit fee .
0880 0A30 16F0	JNE ISSC23	IF NO, ASK AGAIN
0882 0434 0441 155034	4 MOV R1-44 DOPPEI()	R9) STORE FLAG VALUE
0A36 021E		
0883 0A38 2FAA ISSC24 0A3A 0C19/	4 PRINT EEXMSG(R10)	) ASK EXECUTE QUESTION
0884 0A3C 2EC5 0885 0A3E 0295	INCHAR R5 CT R5_N0	UET THE ANSWER ME ?
0440 4E00	UNITON IO	LO TIRE PROPERTING :
0886 0A42 1310	JEQ ISSC30	IF YES, EXIT ROUTINE

303 DEMO SDSNAC 3.2.0 78.274 12:57:30 MONDAY, MAR 03, 1980. TM990/303 DEMO SOFTWARE ISSUE COMMAND SUBROUTINE

PAGE 0025

0887	0444	0285		CI	R5, SPACE	SPACE TERMINATOR ?
0888 0889	0048	1306 0285 0000		JEQ Ci	ISSC35 R5, CARRET	IF YES, JUMP CARRIAGE RETURN TERMINATOR ?
0890 0891	0A4E 0A50 0A52	1303 0285 5900		JEQ Ci	ISSC35 R5, YES	IF YES, JUMP IS THE ANSWER YES ?
0892 0893	0454 0456	16F1 0204	ISSC35	JNE LI	ISSC24 R4, MP3	IF NO, ASK AGAIN SET UP WP ADDR
0894 0895	0A5A 0A5C	A109 0205		A LI	R9,R4 R5,COMISR	adjust for ran Set up pc addr
0896 0897 0898	0460 0462 0464	A14A 0404 0380	ISSC30	a Blwp Rtwp	R10, R5 R4	ADJUST FOR ROM ISSUE COMMAND RETURN

•

,

303 di T <b>M99</b> 0	emo /303	sd <b>sna</b> Deno si	C 3.2.0 OFTWARE	78.274 12:57:30 MONDAY, MAR 03, 1980. ISSUE COMMAND SUBROUTINE PAGE 0026
0900			*****	
0701			******	1550E LUTTIANU MESSAUES *
0702	0011	٨D	COMMOC	
V7V3			COMPO	BTIE UKILF
0004		UA		TENT COMMAND # (A SAALA (
0704		43		$\frac{1}{2} \frac{1}{2} \frac{1}$
0700		00	-	BYTE O
0309	UH/F	00	UNITING	BYTE CRILF
~~~~	UABU	) <u>DA</u>		
0907	0000	22		IEXI (UNII # (0/1/2/3, DEF=0) ? /
0708	UHYE	00		BYTE O
0909	UHYE	UU UU	VERINSU	BYTE CR,LF
	UAY	- OA		
0910	UAA	44		IEXT (DATA VERIFY UN REAL/WRITE (Y/N,DEF=N) ? /
0911	VHU	00	DUTONT	BYIE U
0912	VALC		BAICNI	BYTE LR, LF
	OAC	04		
0913	OACS	42		IEXT (BYTE COONT ? ?
0914	OALC	00		BYIE O
0915	OADE	00	MAPTISG	BYTE CR,LF
	OAD	00		
0916	OAD	8 4D		TEXT (MEMORY MAP ADDRESS (0- >F, DEF=F) ? (
0917	OAF	00		BYTE O
0918	OAF	; OD	MEMMSG	BYTE CR, LF
	OAFI) ()A		
0919	OAFE	4D		TEXT (MEMORY ADDRESS (0-)FFFE) ? (
0920	0B1/	00		BYTE 0
0921	OBIE) OD	STORE1	BYTE CR.LF
	OB1(: 0A		
0922	0B1I) 4D		TEXT (MSW DISK STORAGE ADDRESS (0- >7FFE) ? (
0923	0843	8 00		BYTE O
0924	0 B4 4	OD I	STORE2	BYTE CR, LF
	0845	5 0A		
0925	0 B 4(4 C		TEXT (LSW DISK STORAGE ADDRESS (0- >FFFE) ? (
0926	0860	; 00		BYTE O
0927	0B6I) OD	PHY1	BYTE CR, LF
	0866	E 0A		
0928	086	54		<u>TEXT (TRACK NUMBER (0 - >4C OR 0 - >22) ? (</u>
0929	0894	00		BYTE O
0930	0895	5 OD	PHY2	BYTE CR, LF
	0B9(<u>04</u>		
0931	0897	53		TEXT (SURFACE (0 OR 1, DEF=0) ? 1
0932	OBBO	00	0.840	BAIF 0
0933	ORR)	00	РНҮЗ	BYTE CRALF
	088,	<u>20</u>		
0934	OBR	53		$1EXT (SECTOR (1 - 21A) OR (1 - 210) ? ^{2}$
0935	ORD	00		BYIE 0
0936	ORD	2 00	SIAING	BYTE CRALF
	OBD:	3 0A		
0937	OBD	43		TEXT (CHECK STATUS (Y/N,DEF=Y) ? (
0738	ONE	: <u>00</u>	1.00040	BYTE O
0739	UH-(y ON	LUUPTIG	BTIE URILE
	OHE	UA		THE ALOOP THREE CAMPAGE AND ALOUP THE STATE
0940	OBF:	(1 0		TEXT LOUP THRU CURRAND CHAIN (Y/N,DEF=N) ? '
0941	001	s 00		
0942	0015	(00	C XILDO	BTIE UKILF
0040	UCH			
0943	UUI	5 1 .7		ICAL CALUIE (T/N)DEF=T/ ? *
_V744	013	i W		DTIC V

303 DE		SDSHAC		78.27	4 12	57:30	MUNDAY	's har	03, 198	U. DACE	0007
102207	303 L	enu si	FIWHE	nenuk	A OUT	111111111111111111111111111111111111111				PHOE	0027
0947			******	****	******	*****	******	******	*******	**********	*****
0948			ŧ		BLOCK	TRANSF	ER ROU	ITINE			Ŧ
0949			÷								Ŧ
0950			* This	routi	ne is e	entered	from	the /4	25 demoi	nstration	¥
0951			* softw	are c	ommand	scanne	er by e	nterin	g the c	haracter 'X	′. ¥
0952			* This	routi	ne is u	ised to	b move	a bloc	k of da	ta from one	Ŧ
0953			* memor	'Y loa	lcation	to and	other.	The us	er will	be prompte	d ¥
0954			* for t	he sc	urce ac	idress,	o desti	nation	addres	s, and the	Ŧ
0955			* numbe	er of	bytes t	to be t	transfe	erred.	All ent	ries must b	e #
0956			* an ev	/en nu	mber i.	.e. Wol	rd bour	n dry.			¥
0957			÷.	.							Ŧ
0958			* PRUM	48 3	//X			1000			*
0959			¥ 1		SUME :	= XXXX	DEST	= YYYY	LENGIN		*
0960			*			******	******		******		*****
0701	0000		******	EUCH	*******	******	******		*******	**********	*****
0702	0032	en/n	VEEDOA	EVEN	A10/D1	00 /0	OCT T	E DAM	DACE		
0763	00.32	0012	AFEROD	ΠUY	£19(41)	5/387	OET IF	ПС ЛИП	DHOL		
00L.	0034	C200		MOU		C/D01.1	D10 (201		RACE		
0704	0038	0274		nuv	ENULIDH	5117731	NIV OC	r Ernor	I DHOL		
0945	0030	0204		ł T	RA. YEEK	DM1		NNO NE	NEGG 1		
0700	0030	00404		L1		WIT			ALUU I		
0966	0CF	0644		RI	PGETDA	T(R10)	GO GET	THE	ATA		
0,00	0040	00401		~~							
0967	0042	C141		MOV	R1-85		PHT 14	t ADDE	TN R5		
0968	0Č44	0204		ίĩ	R4, XFE	RM2	GET A	DOR OF	MESG 2		
	0C46	006601									
0969	0048	0644		BL	EGETDA	T(R10)	60 GET	t the I	ata		
	OC4A	0D4C1									
0970	0040	C1C1		MOV	R1, R7		PUT 2	nd ADDF	R IN R7		
0971	OC4E	0203		LI	R3, MOV	1	Set u	p execi	JTE CODE		
	0C50	CDF5									
0972	0052	0204	XFER02	LI	R4, XFE	RM3	GET A	ddr of	MESG 3		
	0054	0076		-					CHOTI:		
09/3	0056	0666		BL.	E GE I DA	I (KIO)	60 GE	INEL	ENGTH		
0074	0058	UD4C			D1 D/						
09/4	UCOR	0181			KINKO			HE LEN	JIN IN N Pata	(0	
07/0	MOSE A	1020			INITIS			EVECT	TE CODE		
0770	UCJE	1030	×	UTT -	INITIJ		00 10	EXECU			
0070			x x	-> TP	ANCEED	1. TNTT		NECCA	arc .		
0770			*	/ IN	HINGI EN	a 1141 t		TIL OUT			
0980	0060	ΟD	XFERMI	RYTE	CR-LE						
	0061	ŎÃ									
0981	0062	53		TEXT	'SOURC	F = 1					
0982	OC6B	ōō		BYTE	0	-					
0983	0630	20	XFERM2	TEXT	/ DES	T = 1					
0984	0075	00		BYTE	0						
0985	0076	20	XFERM3	TEXT	🔶 LEN	GTH =	/				
0986	0081	00		BYTE	0						
0987	0082	20	INITMI	TEXT	🔶 Dat	A = /					
- 6988	OCSR	- 00		HALE	0						

.

303 deno TM990/303	sdsnai 3 demo si	C 3.2.0 DFTWARE	78.27 Nemof	74 12:57:30 RY UTILITIES	Monday,	Mar 03,	1980.	PAGE 0028
0990		******	****	**********		******	********	**********
0991		¥		NEMORY INITIA	A TZE ROL	ITINE		*
0992		÷				· · · · · · · ·		-
0993	+	# This	conti	ine is entered	d form th	e /425	demonstrat	tion #
0994		# cofts	Ano /	ne is chicked	ar hy ant	oring t	the charact	tor 'P' #
0995		# This	rout	ine allows the	e user ta	initia	lize memor	ey with #
0996		* a dat	a pai	tern. The use	er will h	Prome	ted for a	
0997		# starf	addr	ess, byte co	unt, and	data pa	ttern, Al	1 ¥
0998		* entri	es ar	e in hexadec	imal. Sho	wn helr	w is the	Prometing ¥
0999		+ for 1	this	routine;				Ŧ
1000		¥						
1001		# PROME	PT: ??	2P				÷
1002		÷ ·	Al	DDR1 = XXXX I	ENGTH =	LUL I	ATA = PPPI	P ¥
1003		¥						ŧ
1004		******	****	***********	*******	******	********	*********
1005 001	3C		EVEN					
1006 OC	SC C26D SE 0012	INIT10	MOV	€18(R13),R9	get the	RAM BAS	Æ	
1007 OC: 0C:	70 C2A9 72 0224		MOV	erombas(R9),	R10 GET 1	ihe epro	om base	
1008 00	94 0204		LI	R4, VFYM1	GET ADDF	r of mes	5G 1	
1009 00	78 06AA		BL.	egetdat(R10)	GO GET 1	ihe data	À	
	7H VD46		MOU	D1 D5				
1010 003	DE 0202			N13NJ P2 MOU2	CCT HD D	VENITE	TUL VO	
00	A0 CD47		L1	NOTIOYZ		LAEGUIE	CODE	
1012 OC/ 0C/	A2 0204 A4 0C764	INIT14	LI	R4, XFERM3	GET ADDR	t of hes	3 62	
1013 00	46 06AA		BL	egetdat(R10)	60 GET 1	ihe dati	A	
	48 VU4C			D4 D7			.,	
1014 004	HH L181		ITUV	R1, K6	PUT LENG	JIH IN P	(6	
1015 00	AC 13PA	101710	JEW	INI/14		ak agali		
1015 00	HE 0401	101112	ULK	KI 7. ATNTTMI/01A	ULEAK IP	E INFU		
1017 OC	во денн B2 0C82′		LUTU) ASK FUR	(DATA 1	ALLERN	
1018 OC OC	84 06 0 0 86 0064/		BL	einsub(R10)	MOVE COL	₩ & EXI	ECUTE	
1019 00	B8 2E41		HEXI	N R1				
1020 00	BA OCBE'		DATA	INIT13	PROCESS	THE 0		
1021 00	BC OCAE'		DATA	INIT12	IF NOT H	EX, AS	< AGAIN	
1022 00	BE CICI	INIT13	MOV	R1,R7	PUT PATT	TERN IN	R7	
1023 0C	CO 2FAA C2 02701	INIT15	PRIN	T @CRLF(R10)	do a caf	RIAGE	RETURN	
1024 00	C4 0483	INIT11	X	R3	EXECUTE	A MOVE	COMMAND	
1025 00	C6 06 4 6		DECT	R6	DECREMEN	VT THE I	ENGTH	
1026 00	C8 16FD		NE	INIT11	IF NOT I	JONE, J	JMP BACK	
1027 00	CA 0380		RTHP		RETURN	to scan	NER .	

H-41

303 DEMO SDSNA Th990/303 DEMO S	C 3.2.0 78. DFTWARE MEM	274 12:57:30 DRY UTILITIES	Monday, Mar 03,	1980. PAGE 0029
1029 1030 1031	********* * *	BLOCK TO BLO	X Compare	**************************************
1032 1033	<pre># This rou # software</pre>	tine is entered command scanne	d from the /425 d er by entering th	emonstration * e character 'V'. *
1034 1035	<pre># This rou # two bloc</pre>	tine allows the ks of memory by	e user to verify r comparing the c	the contents of * ontents. If the *
1036	# COPPESPO	nding memory W is pointed The	ords are not equa	i an error #
1038	+ starting	addresses of	the two blocks of	data and the #
1039	* number o	f bytes to be (compared. All ent	ries are in 🕴
1040	* are in n * boundrie	s. Shown below	is the prompting	and error *
1042	# print ou	t;		#
1043 1044	* DDGMDT:	220		*
1045	* 1 NOTE 14	ADDR1 = XXXX (addr2 = yyyy len	GTH = LLLL +
1046	*			*
1048	* ** EXMUN * ANNR1 =	XX42 Data = A	RCD ADDR2 = $YY42$	$*$ Data = ABCC $\frac{*}{*}$
1049	÷			*
1050		************** *	***************	***************
1052 0000 0260	VEFY00 MON	n @18(R13),R9	GET THE RAM BASE	
OCCE 0012				-
1053 0CD0 C2A9	MON	erombas(R9),	R10 GET THE RUM I	IASE
1054 0CD4 0204	LI	R4, VFYM1	GET ADDR OF MES	6 1
1055 OCD8 06AA OCDA 004C1	BL	egetdat(R10)	GET 1st ADDRESS	
1056 OCDC C141	MON	R1,R5	PUT 1st ADDR IN	R5
1057 OCDE 0204 0050 00284	LI	R4, VF YF12	GET AUDR OF MEST	5 Z
1058 0CE2 06AA 0CE4 0D4C	BL	egetdat (R10)	GET 2nd ADDRESS	
1059 OCE6 C181		R1,R6	PUT 2nd ADDR IN	R6
0CEA 0C76	VEPTUS LI	R41 AFERIO		5
1061 OLEC USAR	, BL	EGEIDAL(KIV)	GET THE LENGTH	
1062 OCFO C1C1	MO	/ R1,R7	PUT LENGTH IN R	7
1063 0CF2 13FA	JE	VEFY03	IF 0, ASK AGAIN	CTHON
0CF6 0270	, ГЛ.	INT CONLEVATO	DO H CHINIHOE N	
1065 OCF8 8DB5	VEFY01 C	#R5+, #R6+	DOES THIS WORD	Compare ?
1066 OCFA 1603	UN DE	E VEFY02	TE NUS JUITE	ENGTH
1068 OCFE 16FC	JN	É VEFY01	IF NOT DONE, KE	EP CHECKING
1069 0000 0380	RT NOO DO		RETURN TO SCANN	ER
1070 0D02 2FAA 0D04 0D41	/ VEF 102 PR	INT EVETHSTRUC	PRINI UUI ERRUR	~ ~
1071 0006 0645	LIE Dif	LI KO CT RA	BACK OP PUINTEN	5
1073 0D0A 2FAA 0D0C 0D2C	/ PR	INT EVFYM1 (R10)) PUT OUT 1st ADD	R
1074 ODOE 2E85 1075 OD10 2FAA	, HE PR	XOUT R5 INT einitmi(R1)	0) PUT OUT 1st D4	ITA
1076 0D14 2EB5	HE	XOUT #R5+		

303 DEM TM990/3	0 03 D	sdsmac Emo soi	3.2.0 FT WARE	78,27 Memor	4 12:57:30 Y UTILITIES	Moneiay,	MAR 03,	1980.	PAGE 0030
1077 0		2FAA		PRINT	evfym2A(R10)	put out	F 2nd AD	DR	
1078 Å	niΔ	2586		HEXOL	T RA				
1079 0	ñic.	2FAA		PRINT	@TNITM1(R10)	рит оп	2nd DA	TΔ	
0	DIE	0082						•••	
1080 0	D20	2EB6		HEXOU	T #R6+				
1081 0	D22	2FAA		PRINT	ecrlf(R10)	do a car	RRIAGE R	eturn	
0	D24	02707							
1082 0	D26	0647		DECT	R7	DECREMEN	VI THE L	ENGTH	
1083 0	028	165/		JAL	VEFY01	IF NULLI	UUNES KE	EP LHEL	KING
1004 0	UZH	0380	******		********		IU JUHNY		************
1000			*******		UERTEV MESSA				*
1087			******	*****	**********	NLJ 	*******	******	************
1088 0	D2C	41	VFYH1	TEXT	'ADDR1 = '				
1089 0	D34	00		BYTE	0				
1090 0	035	20	VFYM2A	BYTE	>20,>20,>20				
0	D36	20							
	037	20							
1091 0	038	41	VF YHZ	IEXI	^ADUK2 = ^				
1092 0	040	00		BAIF	() /** FDDO D/				
1093 0	1041		VF 103						
1074 0	1047 NNAA	00		DIIC	UNILF IV				
0	NDAD	00							
100F	1040	vv							
1022			******	*****	***********	******	*******	₩₩₩₩₩₩₩	*****
1095			****** *	**** *	Get data subf	i * * * * * * * * Routine	*******	******	**************************************
1095 1096 1097			******* * ******		get data sub	ROUTINE	**************************************	******	**************************************
1095 1096 1097 1098 0)D4C		******	***** ***** EVEN	GET DATA SUB	CUTINE	*******	******* *******	**************************************
1095 1096 1097 1098 0 1099 0)D4C)D4C	A10A	******** * GETDAT	EVEN	GET DATA SUB	ADJUST	******** ******** EPROM B4	+######## +########### }SE	**************************************
1095 1096 1097 1098 0 1099 0 1100 0)D4C)D4C)D4E	A10A C00B	GETDAT	EVEN A MOV	GET DATA SUB R10,R4 R11,R0	ADJUST	******** ******** EPROM B4 TURN NPLIT DEC	+******* +******* •SE =1 <ter< td=""><td>***************************************</td></ter<>	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0)D4C)D4C)D4E)D50	A10A C00B 04C1 2594	GETDAT	EVEN A MOV CLR	GET DATA SUB R10,R4 R11,R0 R1 R1	ADJUST SAVE RE CLEAR I	******** EPROM B4 TURN NPUT REC WE PROM	1555 1555 1555 1555 1555 1555 1555 155	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0 1102 0 1103 0)D4C)D4C)D4C)D50)D52)D52	A10A C00B 04C1 2F94 064A	GETDAT	EVEN A MOV CLR PRINT	GET DATA SUB R10,R4 R11,R0 R1 *R4 #R4 #INSUB(R10)	ADJUST SAVE RE CLEAR I PRINT T	EPROM BA TURN NPUT REC HE PROME	++++++++ +++++++++ ASE ASE 	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0 1102 0 1103 0)D4C)D4C)D4E)D50)D52)D54)D54	A10A C00B 04C1 2F94 06AA 0D64 ⁻	******* * GETDAT GETDA1	EVEN A MOV CLR PRINT BL	GET DATA SUB R10,R4 R11,R0 R1 F *R4 @INSUB(R10)	Adjust Save Re Clear I PRINT T MOVE CO	EPROM BA TURN NPUT REC ME PROM DE & EXE	ASE ASE ASE ASE ASE ASE ASE ASE ASE ASE	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0 1102 0 1103 0 1104 0)D4C)D4C)D4E)D50)D52)D54)D56)D58	A10A C00B 04C1 2F94 06AA 0D64 ⁷ 2E41	GETDAT GETDAI	HEXIN	GET DATA SUB R10,R4 R11,R0 R1 *R4 @INSUB(R10) I R1	ADJUST SAVE RE CLEAR I PRINT T MOVE CO	EPROM BA TURN NPUT REC HE PROMA DE & EXE HE HEX \	ASE ASE ASE ASE ASE ASE ASE ASE ASE ASE	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0 1102 0 1103 0 1104 0 1105 0)D4C)D4C)D4C)D50)D52)D54)D54)D58)D58	A10A C00B 04C1 2F94 06AA 0D64' 2E41 0D5E'	GETDAT GETDA1	EVEN A MOV CLR PRINT BL HEXIN	GET DATA SUB R10,R4 R11,R0 R1 *R4 @INSUB(R10) I R1 GETDA2	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS	********* EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX \ 0	ASE Dister T Ecute /ALUE	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0 1102 0 1103 0 1104 0 1105 0 1106 0)04C)04C)04E)050)052)054)058)058)058)056	A10A COOB 04C1 2F94 06AA 0D64' 2E41 0D5E' 0D50'	GETDAT	EVEN A MOV CLR PRINT BL HEXIN DATA DATA	GET DATA SUB R10,R4 R11,R0 R1 *R4 @INSUB(R10) I R1 GETDA2 GETDA2 GETDA1_	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX \ O HEX, ASI	ASE ASE SISTER T ECUTE ALUE	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1102 1103 (1104 1105 (1106 (1107 (1107 (1107 (1107 (1107 (1107 (1107) (1107) 1098 1097 1098 1009 1009 1009 1009 100 1009 100 1009 100 100)D4C)D4C)D4C)D50)D52)D54)D56)D58)D58)D58)D58)D58)D58	A10A C00B 04C1 2F94 06AA 0D64* 2E41 0D56* 0D50* 0D50* 0241 FFFE	GETDAT GETDA1	EVEN A MOV CLR PRINT BL HEXIN DATA ANDI	R10,R4 R11,R0 R11,R0 R1 F*R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP 0	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX \ HE HEX \ FF BYTE	ASE BISTER PT ECUTE VALUE (AGAIN BIT	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1102 1103 1104 1105 1104 1105 1106 1107 1107 1108 1107)D4C)D4C)D50)D50)D52)D54)D54)D58)D58)D58)D58)D58)D58)D58)D58	A10A C00B 04C1 2F94 06AA 0D64* 2E41 0D50* 0D50* 0241 FFFE 0450	Getdat Getdat Getdaa	EVEN A MOV CLR PRINT BL HEXIN DATA ANDI B	R10,R4 R11,R0 R11,R0 R1 F *R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE *R0	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTIL	ASE BISTER PT ECUTE VALUE (AGAIN BIT ITY	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1100 1102 1103 1104 1105 1106 1106 1107 1107 1108 1107 1108 1109 1109 1109 1109 1109 1097	004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0058 0058	A10A C00B 04C1 2F94 06AA 0D64 ⁷ 2E41 0D50 ⁷ 0241 0FFFE 0450 020C	GETDAT GETDAT GETDA1 GETDA2 INSUB	HEXIN DATA ANDI BL BL BL BL BL BL BL BL BL	R10,R4 R11,R0 R11,R0 R1 F *R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE *R0 R12,EXAREA	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTILI EXECUTE	ASE BISTER PT ECUTE VALUE (AGAIN BIT ADDR	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1100 1102 1103 1104 1105 1106 1106 1107 1107 1108 1109 1107 1108 1109 1109 1109 1097 1097 1097 1097 1097	004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0058 0058	A10A C00B 04C1 2F94 06AA 0D64' 2E41 0D50' 0241 0FFFE 0450 020C FD20	GETDAT GETDAT GETDA1 GETDA2 INSUB	EVEN A MOV CLR PRINT BL HEXIN DATA ANDI B LI	R10,R4 R11,R0 R1,R0 R1 *R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE *R0 R12,EXAREA	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP	EPROM BA TURN NPUT REC HE PROM DE & EXE HE HEX V O HEX, ASA FF BYTE TO UTILI EXECUTE	ASE BISTER PT ECUTE VALUE (AGAIN BIT ADDR	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1100 1102 1103 1104 1105 1106 1106 1107 1108 1107 1108 1109 1109 1109 1109 1109 1109 1109	004C 004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0058 0068 0068	A10A C00B 04C1 2F94 06AA 0D64' 2E41 0D50' 0241 0FFFE 0450 020C FD20 CF3B 072D	GETDAT GETDAT GETDA1 GETDA2 INSUB	EVEN A MOV CLR PRINT BL HEXIN DATA ANDI B LI MOV	R10,R4 R11,R0 R11,R0 R1 *#R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE #R0 R12,EXAREA *R11+,#R12+	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP MOVE 'H	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTILI EXECUTE EXIN' OF	ASE BISTER CUTE VALUE (AGAIN BIT ADDR PCODE	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1100 1102 1103 1104 1105 1104 1105 1106 1107 1107 1108 1109 1109 1109 1109 1109 1109 1109	004C 004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0068 0068 0068	A10A C00B 04C1 2F94 06AA 0D64 ⁷ 2E41 0D50 ⁷ 0241 FFFE 0450 020C FD20 CF3B C73B C73B	Getdat Getdat Getdat Getda2 Insub	EVEN A MOV CLR PRINT BL HEXIN DATA ANDI B LI MOV A	R10,R4 R11,R0 R11,R0 R1 F *R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE *R0 R12,EXAREA *R11+,*R12+ *R11+,*R12+ *R11+,*R12+	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP MOVE 'H MOVE 'H	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTILI EXECUTE EXIN' OF ROM BASE	ASE BISTER PT CUTE VALUE (AGAIN BIT ADDR PCODE	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1100 1102 1103 1104 1105 1106 1106 1106 1107 1108 1109 1100 1107 1108 1109 1109 1109 1109 1109 1109 1109	004C 004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0068 0068 0068	A10A C00B 04C1 2F94 06AA 0D64' 2E41 0D50' 0241 0FFFE 0450 020C F520 CF3B C73B AF0A AF0A (73B	GETDAT GETDAT GETDA1	EVEN A MOV CLR PRINT BL DATA DATA ANDI B LI MOV A MOV A MOV	R10,R4 R11,R0 R11,R0 R1 **R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE *R0 R12,EXAREA *R11+,*R12+ *R11+,*R12+ *R11+,*R12	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP MOVE 'H MOVE AD IN MOVE AD	EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTIL EXECUTE EXIN' OF ROM BASE DR2	ASE BISTER CUTE VALUE (AGAIN BIT ADDR PCODE E	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1100 1102 1103 1104 1105 1106 1106 1107 1106 1107 1108 1109 1110 11112 11113	004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0058 0058	A10A C00B 04C1 2F94 06AA 0D64' 2E41 0D50' 0241 0FFFE 0450 020C F520 CF3B AF0A AF0A	GETDAT GETDAT GETDA1	EVEN A MOV CLR PRINT BL DATA DATA ANDI B LI MOV A MOV A MOV A	R10,R4 R11,R0 R11,R0 R1 **R4 @INSUB(R10) R1 GETDA2 GETDA1 R1,>FFFE *R0 R12,EXAREA *R11+,*R12+ *R11+,*R12 R10,*R12+ R10,*R12+ R10,*R12+	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP MOVE 'H MOVE AD ADD IN	HE HEX V EPROM B4 TURN NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTIL EXECUTE EXIN' OF ROM BASE ROM BASE ROM BASE	ASE BISTER CUTE ALUE AGAIN BIT ADDR PCODE E	***************************************
1095 1096 1097 1098 0 1099 0 1100 0 1101 0 1102 0 1103 0 1104 0 1105 0 1106 0 1106 0 1108 0 1109 0 1109 0 1109 0 1109 0 1100 0 1110 0 1100 0 1110 0 1110 0 1110 0 1110 0 1110 0 1110 0 11110 0 11111 0 11110 0 1110 0 1110 0 1110 0 1110 0 1110 0 1110 0 1110 0 1110 0 1100 0 000 0 000000	004C 004C 0050 0052 0054 0058 0058 0058 0058 0058 0058 0068 0068	A10A C00B 04C1 2F94 06AA 0D54 2E41 0D56 0241 FFFE 0450 0241 FFFE 0450 0241 FFFE 0450 020 CF38 C738 AF0A C738 AF0A C738	GETDAT GETDAT GETDA1	EVEN A MOY CLR PRINT BL HEXIN DATA ANDI B LI MOV A MOV A MOV	R10,R4 R11,R0 R1 *R4 @INSUB(R10) I R1 GETDA2 GETDA1 R1,>FFFE *R0 R12,EXAREA *R11+,*R12+ *R11+,*R12+ R10,*R12+ *R11+,*R12 R10,*R12+ @RTCMD(R10),	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP MOVE AD ADD IN MOVE AD ADD IN *R12 SET	EPROM BA TURN NPUT REC HE PROM DE & EXE HE HEX V O HEX, ASH FF BYTE TO UTIL EXECUTE EXIN' OF DR1 ROM BASE DR2 ROM BASE	AGAIN BIT PT CUTE AGAIN BIT ADDR PCODE	***************************************
1095 1096 1097 1098 1099 1099 1100 1100 1102 1103 1104 1104 1104 1106 1106 1106 1107 1108 1109 1109 1100 1110 1110 1110 11110 11111 11111 11116 11116 11116	004C 004C 0050 0052 0054 0056 0056 0056 0056 0056 0056 0056	A10A C00B 04C1 2F94 06AA 0D64' 2E41 0D50' 020C FD20 CF3B C73B AF0A C73B AF0A C73B AF0A C73B AF0A C72A 0D7A' 0450	GETDAT GETDAT GETDA1	EVEN A MOV CLR PRINT BL HEXIN DATA ANDI B LI MOV A MOV A MOV B	R10, R4 R11, R0 R1 F * R4 @INSUB(R10) R1 GETDA2 GETDA1 R1, >FFFE * R0 R12, EXAREA * R11+, * R12+ * R11+, * R12+ * R11+, * R12 R10, * R12+ * R11+, * R12 R10, * R12+ * R11+, * R12 R10, * R12+ @RTCMD(R10), @EXAREA	ADJUST SAVE RE CLEAR I PRINT T MOVE CO INPUT T PROCESS IF NOT STRIP O RETURN SET UP MOVE 'H MOVE AD ADD IN MOVE AD ADD IN *R12 SET GO EXEC	HE HEX V HE PROM NPUT REC HE PROM DE & EXE HE HEX V OF BYTE TO UTIL EXECUTE EXIN' OF DR1 ROM BASE DR2 ROM BASE UP 'RT CUTE COD	ASE BISTER PT ECUTE ALUE AGAIN BIT ADDR PCODE E	***************************************

H-43

303 de TM990/	emo 1303 I	sdsma Demo s	c 3.2.0 Oftware	78.27 Forma	74 12:57:30 NT DISKETTE CO	MONDAY, MAR 03, 1980. DHHAND PAGE 0031
1120			******	****	*********	***************************************
1121			*		FL	UNTHI DIONETTE COTETHEND *
1122			* Thic	-	nd formate a	diskatta Tha usan is zekad for *
1120			* 1015	LUMMend 	unu turmetts et .C. distributes se	diskette, me user is disked for *
1124			* (112 5	128 U	t uiskette af	ng the format to be used. Shown 👘
1125			* 00100	15 (THE PROMPTING.	* *
1120			* * ??E	-		*
112/			-¥ ((€ ⊎ 5856	nen o		
1128				IBER U	F SIDES (1 UN	
1127			* 512	E UP	UISKEILE (8 U) – TOM ČTNICIO	R J IN JEHEN) ? F
1121			≭ run ă	uner c	(DEE=0) 2	
1100			*			
1132	ለከፖር		******	CUCN		
1124		C260	FORMAT	MOU	#18/R13).R9	GET THE DAN DASE
1101	0075	0012	I QIUNII	1101	cio(hio//h//	OCT THE THAT DIGE
1125	ADRA	C200		MOU	ADOMRAS(DO).	RIA GET THE EPOIN BASE
1155	0082	0224		1804	ENONDHUT/11	
1134	0084	RAAA		C	PINTVAL (R10).	ØINITEL (R9) HAVE WE INITED 2
1100	008A	006F		v		CINITE CONTAINE WE INTRE .
	0088	0210				
1137	ÓDRA	1307		.IFO	EORM10	TE YES, GO ON
1139	ODSC.	0201		ĬĨ	R1-MP3	SET UP UP
	0D8E	01B0				
1139	0090	A049		A	R9-R1	AD LIST FOR RAM
1140	0092	0202		ΪT	R2. INIT	GET PC ADDR
	0094	02CE/				
1141	0D96	A08A		A	R10, R2	ADJUST ROM BASE
1142	0098	0401		BLMP	R1	INITIALIZE SYSTEM
1143	0D9A	0208	FORM10	LI	R8, MINMAX	SET UP MAX TRK OF MINI
	0090	0022				
1144	0D9E	04E9		CLR	eloopfl(R9)	Turn off loop flag
	0DA0	021E				
1145	0DA2	0729		SET0	estatfl(R9)	set status checker flag on
	ODA4	0222				
1146	ODA6	0206	FORM11	LI	R6,1	SET DEFAULT SIDE TO 1
	0048	0001				
114/	OLIAA	21-AA		PRIN	esites(Rio) PRINT SIDE MESSAGE
	ODAC	01151		~	010000000000	MONE CODE & EVECUTE
1148	UDHE	0644	,	ы.	GIN20B(KI0)	MUVE LUDE & EXECUTE
1140	00000	0064		1859.71		OFT & OF CIDEC
1147	_0£62 _0004		,		OR IND	UCITE OF SIDES
1100		014.4 004.7			FURITZV FODM1.1	IF VI HOK HUHIN TE NOT HEV ACAIN
1151		VDHO 0007		DHIH		IF NUT MEAT HON HONIN
1102		0280		CI .	R671	15 11 8 1 2
1152	ODDH	1202		IC G	EDDWOO	
1150	ADDC	1000		OE A CI		IF TES, JUTT
11.0-		0002		L-1	norz	13 II H Z ?
1155	0000	14F1		. INF	FORM1 1	TE NO. HIMP RACK
1156		C044	EORM20	MOU	R6.R1	IF NUT CONFERNMENT
1157	0DCA	0206	FORMAL	ĨĨ	86.8	SET DEFAILT SIZE TO 8
A 4 10 /	0000	0009	r with n fa		a sender at the set	ee, and more with to w
1158	ODCA	2FAA		PRIN	T @ST7MSG(R10) PRINT SIZE PROMPT
	ODCC	0F6E	·	1.1.7714	· · · · · · · · · · · · · · · · · · ·	
1159	ODCE	0664		BL	@INSUB(R10)	MOVE CODE & EXECUTE
	ODDO	0064	,			
1160	0002	2E46		HEXI	N R6	GET HEX INPUT
1161	0004	ODE8	7	DATA	FORM19	IF 0, ASK AGAIN
1162	0DD6	000667	, ,	DATA	FORMAL	IF NOT HEX, ASK AGAIN

303 DEMO SDSMAC 3.2.0 78.274 12:57:30 MONDAY, MAR 03, 1980. TM990/303 DEMO SOFTWARE FORMAT DISKETTE COMMAND PAGE 0032 1163 0DD8 2FAA PRINT @CRLF(R10) DO A CARRIAGE RETURN 0DDA 02701 ODDC 0286 CI R6,5 IS IT 5 ? 1164 **ODDE 0005** IF YES, JUMP IS IT 8 ? FORM12 1165 ODE0 1305 JEQ 1166 ODE2 0286 CI R6,8 0DE4 0008 1167 ODE6 16EF JNE FORMA1 IF NO, ASK AGAIN FORM19 LI 1168 ODE8 0208 R8, STDMAX SET UP MAX SIZE FOR STD ODEA 004C 1169 ODEC 0286 FORM12 CI R6,5 MINI ? **ODEE 0005** 1170 ODF0 1603 JNE FORMA2 IF NO, JUMP 1171 ODF2 0281 0DF4 0002 CI R1,2 2 SIDES ? JEQ FORM11 FORMA2 CLR R4 1172 ODF6 13D7 JUMP IF ILLEGAL COMBO CLR R4 SET DEFAULT TO IBM SINGLE PRINT @FORMG1(R10) ASK FOR FORMAT TYPE 1173 0DF8 04C4 1174 ODFA 2FAA ODFC OF92 1175 ODFE 06AA BL @INSUB(R10) MOVE CODE & EXECUTE 0E00 0D64 GET THE VALUE PROCESS THE 0 2E44 HEXIN R4 1176 OE02 1177 OE04 OE08' DATA FORMA3 DATA FORMA2 1178 0E06 0DF84 IF NOT HEX, ASK AGAIN 1179 OE08 C301 FORMA3 MOV R1, R12 MOVE SIDE 1180 OE0A 020B LI R11,1 SET UP SECTOR # 0E0C 0001 1181 OEOE 2FAA PRINT @CRLF(R10) DO A CARRIAGE RETURN 0E10 0270 1182 0E12 0284 CI R4,2 IS THE # VALID ? 0E14 0002 1183 0E16 15F0 JGT FORMA2 IF NO, JUMP BACK 1184 0E18 0207 0E1A 0F1E LI R7, MINTA1 GET START OF MINI TABLE 1185 OE1C AICA R10, R7 ADD IN ROM BASE A 1186 OE1E 0288 IS THIS STD ? CI R8, STDMAX 0E20_004C 1187 0E22 1306 1188 0E24 0284 JEQ FORMA4 IF YES, JUMP IS THIS TI ? CI R4,2 0E26 0002 1189 0E28 13E7 JEQ FORMA2 IF YES, ILLEGAL CMD, ASK AGAIN 1190 OE2A C104 MOV R4, R4 IS THIS IBM SINGLE ? 1191 0E2C 130D 1192 0E2E 100A JÉQ FORMA6 IF YES, JUMP JMP GO ADJUST ADDR FORMA5 1193 0E30 0227 FORMA4 AI R7,32 BUNP DOWN 2 TABLES 0E32 0020 1194 OE34 C104 MOV R4, R4 IBM SINGLE ? 1195 0E36 1308 JEQ FORMA6 IF YES, JUMP AI BUMP DOWN TO IBM DOUBLE 1196 0E38 0227 R7,16 0E3A 0010 1197 0E3C 0284 CI R4,1 **IBM DOUBLE** ? 0E3E 0001 1198 0E40 1303 JEQ FORMA6 IF YES, JUNP 1199 0E42 04CB CLEAR SECTOR, TI DOUBLE CLR R11 FORMAS AT 1200 0E44 0227 R7,16 ADJUST TABLE ADDR 0E46 0010 1201 0E48 0201 FORMA6 LI GET ADDR OF BUFFER R1, BUF 0E4A 00C8 1202 OE4C 0202 LI R2, DEFCMD GET ADDR OF DEFINE DRIVE CMD OE4E OEF6

303 DENO SDSMAC 3.2.0 78.274 12:57:30 MONDAY, MAR 03, 1980. TM990/303 DENO SDFTWARE FORMAT DISKETTE COMMAND

1203 120 4	0E50 0E52	A049 A08A		A A	R9,R1 R10,R2	ADJUST RAM BASE ADJUST ROM BASE
1205	0E54 0E56	0200 0014		LI	R0,20	SET OP CTR
1206	0E58		Forma7	MOV DECT	*R2+, *R1+	MOVE CMD LIST
1208	0E5C	16FD		NE	FORMA7	IF NOT DONE, KEEP MOVING
1209	0E5E	C841		MOV	R1,@-6(R1)	PUT ADDR IN LIST
1010	0E60	FFFA		MOU	01 00	CAUE ADDO OF DATA
1210	0E62	0200		II	R0.8	SET UP LOOP CTR
	0E66	0008				
1212	0E68	CC77	FORM17	MOV	*R7+,*R1+	MOVE THE DATA INTO RAM
1213	UE6A DE6C	1600 16FN		DEC .NF	KU FORM17	TE NOT DONE, JUMP BACK
1215	ŐĒ6Ĕ	0729		SETO	CUNITFL(R9)	INSERT THE UNIT
	0E70	0220			00,000	
1216	OF74	0203		LI	KSIWPS	SET OF BLWP VELTOR
1217	0Ē76	0204		LI	R4, COMISR	
	0E78	0544/			~ ~	AS HOT FOD DAW
1218	OE7A	AUCY Δ10Δ		A A	R77K3 R10.R4	ALUUST FUK KAR AD. LIST ROM BASE
1220	0E7E	0200		ΪI	RO, BUF	SET UP PARAMETER
	0E80	0008				
1221	0682	A009 0290		A	R9, R0 R12, 2	THO STOED 2
1111	0E86	0002		C1	N12,2	We stuch :
1223	0E88	1601		JNE	FORM13	IF NO, JUMP
1224	0E8A	0592	CODMIN	INC	*R2	CHANGE TABLE
1225	OF8F	C1A9	FUNNIS	MOV	eFRRFLG(R9)	RA DID WE GET AN ERROR ?
	0E90	021A				
1227	0E92	1630		JNE	FORM18	IF YES, EXIT
1228	0E94	0405		CLR	R7	SET UP COUNTER
1230	0E98	0280		CI	R12,2	2 SIDES ?
1001	0E9A	0002		8.11	FORMAG	
1231	OE9E	1602		UNE.	FURMA8 87,5100	INTE TO STOP 2
	OEAO	0100				
1233	0EA2	0200	FORMA8	LI	R0,20	set up loop ctr
1234	OFAK	0201		I T	R1. BHF	Get addr of Ruffer
1207	0EA8	0008		L 1	A1720	
1235	OEAA	0202		LI	R2,FORCMD	get addr of format CMD
1236	OFAF	0F0A1 A049		A	R9.R1	AD HIST FOR RAM
1237	OEBO	A08A		Â	R10, R2	ADJUST FOR ROM
1238	OEB2	0072	Forma9	MOV	#R2+,#R1+	MOVE DATA
1239	OEB4	0640 14ED		UEU I	ru Formag	TE NOT DONE, NOVE MORE
1241	0EB8	E846		SOC	R6, 2-14(R1)	PUT TRK #
	OEBA	FFF2		Marca A		DUT IN CECTOR &
1242	OFF	C848		ΠUV	R1196-15(KI)	PUT IN SECTOR #
1243	OECO	0280		CI	R12,2	DOUBLE SIDED ?
	OEC2	0002		5 J.	FORMA	
1244	UEU4	1606		UNE. TEC	rUmm14 97	LE NUS JUTT LLAS IT A 2
- 1 / 4 /	1.000	(11)(1)		1.5. 1.	117	

PAGE 0033

TH990/	7303	DEMO S	OFTWARE	FORM	AT DISKETTE CO	DMMAND	PAGE
1246	OEC8	1102		JLT	FORM15	IF YES, JUMP	
129/	NECH	10467			R/ CODM1.8		
1240	ACCE	1002	CODM15		FURD14	OU FUL IN SIDE	
1247		0207	runnij	LI	R/12100	SET OF SIDE 2	
1050	AEDO	0100	CODMIN	MOUTO	07 A (0/D()	OUT CIDE IN OND	
1230	OCD4	CCCA	r0m14	nuvr	R/,e-12(R1)	PUT SIDE IN CHU	
1251	OED4	0001		MOU	D1 DA	CET HD DADAMETED	
1201	OEDO	0001			R13R0	DOTNT TO HODDO	
1252				HI	N01-20	FUINT TO WORDO	
1253	OFIC	0403		RI LUP	83	ISSUE FORMAT CHD	
1254	OFTIE	C029		MON	ØFRREIG(R9).	RO DID WE GET AN ERROR 2	
1201	OFFO	0210		1001		to bib we der far Earder :	
1255	OFF2	1608		.INF	FORMIS	IF YES, EXIT	
1256	OEF4	0280		CT.	R12.2	2 SIDES 2	
	OEE	0002		••			
1257	OEEE	3 1602		JNE	FORM16	IF NO, JUMP	
1258	OEE	A C1C7		MOV	R7, R7	HAVE WE DONE BOTH SIDES ?	ı
1259	OEEC	: 13DA		JER	Forma8	IF NO, GO BACK	
1260	OEEE	E 0586	FORM16	INC	R6	INC THE TRK #	
1261	0EF() 8206		С	R6, R8	ARE WE DONE	
1262	0EF2	2 1207		JLE_	Formas	IF NO, JUMP BACK	
1263	0EF4	0380	FORM18	RTWP		IF YES, EXIT	

303 DEMO SDSNAC 3.2.0 78.274 12:57:30 MONDAY, MAR 03, 1980.

0034

303 DEMO SDSMAC 3.2.0 78.274 12:57:30 MONDAY, MAR 03, 1980. TM990/303 DEMO SOFTWARE FORMAT DISKETTE COMMAND

PAGE 0035

1265 1266		¥ *======	> COM	THANDS
1267	0FF6 0000	# DEECMD	ΠΑΤΑ	0.0.21000.0.0.0
1200	0EF8 0000	DCI CH2	2	
	OEFA 1000			
	0EFE 0000			
	0F00 0000			
1269	0F02_000F		Data	Ж,0,0,0
	0F04 0000			
	0F08 0000			
1270	0F0A 0000	FORCMD	Data	0,0,>900,>8000
	0F0E 0000			
	0F10 8000			
1271	0F12 0000		Diata	0,0
1272	0F14 0000		ΓΙΔΤΔ	¥.0.0.0
	0F18 0000		2	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	OF1A 0000			
1273	0F1C 0000	MINTAT	ΠΔΤΔ	1, 35, XEAO, X8E8
1270	0F20 0023	1111111111	חוחע	1100171 H0170E0
	0F22 0FA0			
1274	0F24 03E8		ΠΔΤΔ	3104C. 33F8. 0. 34090
12/4	0F28 03E8		DUIN	710401732010174000
	0F2A 0000			
1275	0F2C 4080	ΜΤΝΤΔ2	ΠΔΤΔ	1. 35. XEAO. XRE8
1275	0F30 0023	110102	DHIH	1133171 8017360
	0F32 0FA0			
1276	0F34 03E8		ΠΛΤΛ	NIDAC NOED NIDOO MIDO
12/0	0F38_03E8		Linin	7104037320371000374100
	0F3A 1000			
1277	0F3C 4100 0F3E 0101	STOTAL	ΠΔΤΔ	N101.77.1000.1500
14/7	0F40 004D	JUDINI	Lini n	210177710001000
	0F42_03E8			
1 270	0F44 0500		ΠΛΤΛ	2500 1000 0 14000
12/0	0F48 03F8		LHIH	00001000100000
	0F4A 0000			
1070	OF4C 6880	стотар	ΠΛΤΛ	101 77 1000 1500
12/7	0F4E 0101	OTDIMZ	LIMIT	/1017/710001300
	0F52_03E8			
1 200	0F54 05DC		ΓΛΤΛ	2500 1000 11000 14000
1200	0F58 03F8		LIFEIF	330011000171000176700
	0F5A 1000			
1004	0F5C 6900	CIDIAO	DATA	3101 77 1000 1500
1281	0F60 004B	SIDIAS	UHTA	/1015775100051300
	0F62 03E8			
1000	0F64 05DC			2500 1000 11100 12020
1202	VECO VUHL		UHIH	○次の11005/11005/0720

303 demo sdsma TM990/303 demo s	C 3.2.0 78.274 12:57:30 MONDAY, MAR 03, 1980. OFTWARE FORMAT DISKETTE COMMAND PAGE 0036
0F68 03E8 0F6A 1100	
0F6C 6920	
1283	
1284	* FORMAT MESSAGES *
1285	
1286 0F6E OU	SIZMSG BYTE CR,LF
0F6F 0A	
1287 0F70 53	TEXT 'SIZE OF DISK (8 OR 5 IN, DEF=8) ? '
1288 0F91 00	BYTE O
1289 0F92 OU	FURINGI BYTE CR, LF
0F93 0A	
1290 0F94 46	TEXT 'FORMAT: 0 = IBM SINGLE, 1 = IBM DOUBLE'
1291 OFBA 20	TEXT $2 = TI DOUBLE (DEF=0)$?
1292 OFD4 00	BYTE O
1293 OFD5 OD	SIDMSG BYTE CR, LF
OFD6 OA	
1294 OFD7 4E	TEXT (NUM OF SIDES (1 OR 2,DEF=1) ? (
1295 0FF5 00	BYTE O
1296 OFF6 2401	CHKSUM DATA 22401
1297 OFF8	ENDEMO
1298	END
NO ERRORS, N	NO WARNINGS

In the page number list of this alphabetical index, subject matter is covered by a table if a T precedes the page number, or is covered by a figure if an F precedes the page number.

	Page
32-Bit CRU Interface Block as Shipped from Factory	F3-5
ACCEPT Bit	3-8
Applicable Documents	1-7
Auxiliary Parallel Input Port Bit Assignment	T4-7
BCREAD Multiplexer.	T4-19
Bit Controller Block Diagram.	F4-20
Bit Controller Read FM.	F4-27
Bit Controller Write FM State Diagram.	F4-23
Bit Controller Write MFM State Diagram.	F4-25
Bit Controller.	4-20
Block Transfer Routine (X).	H-12
Board Installation.	2-10
Bootload Format Selection.	T4-7
BUSY Bit.	3-9
C (Command Issuer) Cabling Coding to Load Interrupt Link Areas/Enable Interrupts on a TM 990/101MA. COMMAND Bit Command Completion Interrupt from Disk Controller to Host Command List Address. Command-Ready Interrupt from Host to Disk Controller. Commands to Disk Controller in Word 2. COMMUNICATING WITH THE TM 990/303A DISK CONTROLLER. Communication Between Host/Disk Controller to Store Command List Address Communication through Memory. Communication through Interrupts. Communication through the CRU. Connecting TM 990/527 Disk Drive Cable to P4 of TM 990/303A Board. Connecting TM 990/535 Disk Drive Cable to P4 of TM 990/303A Board. Considerations in TM 990/303A Communication. Control of Read and Write Operations. Controller Description. CRC Error Latch Timing. CRU Address Scheme for Transferring Command List Address. CRU Interface and Timing. CUE Bit.	H-5 2-11 F_3-33 3-8 3-32 H-5 3-8 3-34 T_3-18 3 F_3-6 3-9 3-32 3-2 F_2-12 F_2-13 3-2 4-37 4-2 F_4-39 F_2-2 F_2-1 F_3-4 3-8
Default Values for Define Drive Format Block	F3-26
Demo Program to Read to/Write from Disk	F2-17
DEMONSTRATION SOFTWAREAppendix	H
Demonstration Program	2-16
Demonstration Software Commands	H-3
Demonstration Software Installation	H-2

INDEX

Disk Controller Block Diagram. Disk Controller Memory Map. Disk Drive DC Power. Disk Drive Interface. DISK DRIVE SPECIFICATIONS. DISKETTE FORMATS AND CORRESPONDING DISK DRIVES. DISKETTE FORMATS and Corresponding Disk Drives. DISKETTE TRACK FORMATS. DISKETTE TRACK FORMATS. DMA Controller Address Bit Utilization. DMA Controller Logic Equations. DMA Memory Access Timing (1 Wait State). DMA Timing - Automatic Bootload. Double Density Phase Detector Timing. Drive Parameter List.	F4-2 F3-2 1-7 4-3 B A T1-1 C T4-11 T4-13 F4-12 F4-14 F4-22 F3-25
Environment Error Messages Example 1 Results Example 2 Results F (Format Diskette) Features	1-7 H-8 FE-5 FE-6 H-11 1-2
General, Communicating with the TM 990/303A Disk Controller General, Demonstration Software General, Hardware Description General, Installation and Operation	3-1 H-1 4-1 2-1 T4-9
H (Help Command) HARDWARE DESCRIPTIONSection Help Command (H) Host System Interface Host System CRU Interface Host System DMA Interface.	H-3 4 H-3 4-8 4-8 4-11
I (Initialize Demo Software Command). IBM Double Density Define Drive Format Block. IBM-Compatible Standard-Size Double-Density Track Format. ID Field Read Timing - IBM Double Density. ID Field Read Timing - Single Density. ID Field Write Timing - IBM Double Density. ID Field Write Timing - Single Density. ID Field Write Timing - Single Density. Initialize Demo Software Command (I). Initialize RAM Memory with Pattern (P). Input from Disk Controller over CRU. INSTALLATION AND OPERATION. Installation of Demonstration Software. Interpreting Hardware Base Address as Address Input to PROM U13. INTERRUPT ENABLE Bit. INTERRUPT ISSUED Bit. INTRODUCTION. Section	H-3 FA-5 FA-2 FC-4 F4-39 F4-38 F4-38 F4-37 H-3 H-12 3-8 2 H-2 FE-4 3-8 3-9 1

Jumper Locations on the CDC 9404B Disk Drive.	F2-7
Jumper Locations on the Qume DT-8 Disk Drive.	F2-9
Jumper Locations on the Shugart 800 Disk Drive.	F2-5
Jumper Locations on TM 990/303A Board.	F2-3
Jumpers on Disk Drive.	2-2
Jumpers on TM 990/303A Board.	2-2
Local Processor System	4-3
Location of Solder Bridge Between Pins 96 & 95 of Motherboard	F2-10
Manual Organization	1-5
Mass Storage Mode	3-29
Memory to Memory Data Compare (V)	H-12
Mini (5.25 Inch) Floppy Drive Specifications	TB-1
Mini Double Density Define Drive Format Block	FA-10
Mini Single Density Define Drive Format Block	FA-9
Mini-Size, Double-Density Track Format	FC-8
Mini-Size, Single-Density Track Format.	FC-7
Onboard LED Error Check	2-14
Output to Disk Controller over CRU	3-7
P (Initialize RAM Memory with Pattern)Appendix Phase Error Recovery Timing DiagramAppendix Phase-Locked Loop Block Diagram Physical Storage Mode Physical Storage ModeAppendix Pin LIST FOR CONTROLLER-TO-DRIVE CABLESAppendix Pin List for TM 990/527 Cable for Model 800 Drive Pin List for TM 990/535 Cable for Model 400 Drive. Pin List for TM 990/535 Cable for Model 400 Drive. Power Powerup Bootstrap Load Option Precompensation Shift Register Timing. Precompensation Processor Memory Address Map. Processor Memory Timing with Wait States. Program to Pass Command List Address. PROGRAMMING PROM FOR UNIQUE CRU ADDRESS PROM U13 Address Input and Data Output Pins	H-12 G F4-30 F4-21 3-30 F TF-1 TF-2 1-6 3-34 F4-32 4-31 T4-3 F4-15 F3-7 E FE-3
Quit Command (Q)	H - 3
Read MFM Read Multiplexer Read/Write Controller Bit Utilization Read/Write Controller Block Diagram Read/Write Controller Read/Write Data Path	F4-28 T4-19 T4-17 F4-16 4-15 4-17 2-1 3-8 T4-31

SCHEMATICS	D TB-2 T3-28 FC-3 T2-6 T2-8 T2-4 T2-4 T3-17 4-29 T4-29 T4-29 4-1 2-14 F4-8 F2-11
Ten-Word Command List. TI Double Density Define Drive Format Block. TI-Compatible, Standard-Size, Double-Density Track Format. TM 990/303A Block Diagram. TM 990/303A Demonstration Software Structure. TM 990/303A Floppy Disk Controller Module. TM 990/303A Jumper Settings. TM 990/303A Power Requirements. TM 990/527 Cabling Between Controller and Standard Size (8 in.) Drives. TM 990/535 Cabling Between Controller and Model 400 Disk Drives. TMS 9901 Interrupt Assignment. TMS 9901 Parallel I/O Port Bit Assignment. Two or More TM 990/303A Boards in a System. Typical System Configuration. Typical System Configuration Using Two Model 800 Disk Drives.	F3-11 FA-7 FC-6 F1-4 FH-1 F1-3 T2-3 1-6 F2-12 F2-13 T4-6 T4-4 2-14 1-5 F4-1 F1-6 F1-4 F1-4 F1-3 F2-12 F2-12 F2-13 F2-12 F2-13 F2-14 F2-14 F2-15 F2-15
Unpacking the TM 990/303A Using the Demo Software's Device Service Routine	2 - 1 H - 12
V (Memory to Memory Data Compare)	H - 1
<pre>Word 0, Bit 0, Operation Complete. Word 0, Bit 1, Error Occurred. Word 0, Bit 11, Disk ID Error. Word 0, Bit 12, Overrun Error. Word 0, Bit 14, Search Error. Word 0, Bit 15, Unit Error. Word 0, Bit 2, Interrupt Occurred. Word 0, Bit 9, Data Error. Word 0, First Status and Error Indicator Word. Word 1, Bit 0, Unit Off Line Status. Word 1, Bit 2, Write Protect Status. Word 1, Bit 2, Write Protect Status. Word 1, Bit 5, Seek Incomplete Error. Word 1, Bit 5, Seek Incomplete Error. Word 1, Bit 6, Self Test Error. Word 1, Bit 7, Bad Command Error. Word 1, Bit 8 to 15, Drive Status.</pre>	3-13 3-14 3-14 3-14 3-14 3-13 3-13 3-13

Word 1, Second Status and Error Indicator Word	3–14 3–16
Word 2. Bit 9. Data Verify Flag.	3-16
Word 2, Bits 0 to 7, Command Code	3-16
Word 2, Bits 14 and 15, Disk ID	3-16
Word 2, Commands, Flags, and Drive ID	3-16
Word 5, Byte Count	3-31
Word Controller Block Diagram	F4-33
Word Controller Logic Equations	T4-35
Word Controller Read Mode Flowchart	F4-34
Word Controller Read Timing-Address Mark Detect	F4-36
Word Controller Read Timing	F4-35
Word Controller Write Timing	F4-36
Word Controller	4-32
Words 3 and 4, Storage Address on Diskette	3-29
Words 6 and 7, Memory Address of Data to Transfer	3-31
Words 8 and 9, Chain Address of Next Command List	3-31
Write Data Multiplexer	T4-19
Write FM Timing	F4-24
Write MFM	F4-26
Write-Protect Tab on Diskette	F3-15
X (Block Transfer Routine)	H - 12

ZZZEND