As you are now the owner of this document which should have come to you for free, please consider making a donation of £1 or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here <u>https://blunham.com/Misc/Texas</u>

Many thanks.

Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website <u>https://blunham.com/</u>, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: <u>https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin</u>

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (<u>https://blunham.com/Misc/Texas</u>). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.

Colin Hinson In the village of Blunham, Bedfordshire.

I put a lot of time into producing these files which is why you are met with this page when you open the file.



**TEXAS INSTRUMENTS** 

# TM 990

# TM 990/311 Buffered I/O Module



# MICROPROCESSOR SERIES

**User's Guide** 

PRINIING NEV.	LS10N				
This printing	incorporates	the	following	revision	level:
Date	Revision (From	n Cha - to	ange ))	ECN	Number
06/03/81	* to	A		45	56475

# IMPORTANT NOTICES

•

.

.

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Copyright © 1981

# TEXAS INSTRUMENTS 'INCORPORATED

TITLE

SECTION

۰

PAGE

1.	INTRO	DUCTION	
	1.1	General	1-1
	1.2	Specifications	1-1
	1.3	Applicable Documents	1-2
			-
2.	INSTA	LLATION AND OPERATION	
	2.1	General	2-1
	2.2	Unpacking and Inspection	2-1
	2.3	Port Address Selection	2-1
	2.4	Port and Output Disable Switches/Jumpers	2-4
	2.5	Jumper Selections	2-5
		2.5.1 Jumper J1	2-5
		2.5.2 Jumper J2	2-5
		2.5.3 Jumper J3	2-5
		2.5.4 Jumper J4	2-5
		2.5.5 Jumpers J5 Through J10	2-5
		2.5.6 Jumpers J11 Through J16	2-6
		2.5.7 Jumper J 17	2-7
	2.6	Edge Connectors P2, P3, P4	2-7
	2.7	Output Buffers	2-9
	2.8	Output Resistors	2-9
	200	2.8.1 Shunt Resistors	2-10
		2.8.2 Series Resistors	2-10
	2.9	Input Buffers	2-10
	2.10	Flag Register	2-10
	2 11	Reset Enchle LEDs	2 - 10
	2.12	Configuration As Shinned	2_11
	2.13	Evample Programs	2-11
	2015		
3.	PROGR	AMMING	
-	3.1	General	3-1
	-	3.1.1 Programming Considerations	3-1
		3.1.2 Example Program Assumptions	3-1
		3.1.3 CRU Map	3-3
	3.2	Resetting Ports with Software	3-3
	3.3	Setting and Writing to Output Ports	3-3
	3.4	Echoing Output Data	3-4
	3.5	Reading from Input Ports	3-4
	3.6	Write to and Read from the Flag Register	3_4
	3.7	Example Programs	3-5
	5.1		5 5
4.	THEOR	Y OF OPERATION	
	4.1	General	4-1
	4.2	CRU Address Selection/Decode	4-2
	4.3	Port Reset and Buffer Enable Logic	4-4
	4.4	Input/Output Latches and Buffers	4-6
	4.5	Flag Register	4-7
	4.6	Voltage Regulator	4-8

#### TITLE

1-1	TM 990/311 Module Dimensions	1-3
1-2	TM 990/311 Principal Components	1-4
1-3	TM 990/311 Block Diagram	1-5
2-1	Port Address Switch Assignments	2-2
2-2	Port Address Jumper Assignments	2-2
2-3	Layout of Jumpers J 11 Through J 16	2-6
2-4	Edge Connector Assignments	2-7
2-5	Port/Connector Assignments	2-8
2-6	Port Address Switch/Jumper Settings as Shipped	2-11
2-7	Port And Output Disable Switch/Jumper Settings As Shipped	2-11
3-1	Wiring Connections for Example 3.7.2	3-7
4-1	TM 990/311 Block Diagram	4-1
4-2	TM 990/311 CRU Address Selection/Decode Circuits	4-3
4-3	Reset Logic Circuit	4-4
4-4	Output Buffer Enable Circuit	4-5
4-5	Input/Output Latches and Buffers	4-6
4-6	TM 990/311 Flag Register	4-7

#### LIST OF TABLES

## TABLE

# TITLE

## PAGE

2-1 2-2 2-3 2-4 2-5 2-6 2-7	Correlation Between Switch Banks, Ports, and Connectors 2 CRU Base Address Select Switches/Jumpers	-1 -3 -4 -6 -9 -11
3-1	CRU MAP of Each Port 3	-2

## APPENDICES

.

APPENDIX A Schematics APPENDIX B Parts List

# INDEX

#### SECTION 1

#### INTRODUCTION

1.1 GENERAL

The TM 990/311 is an input/output module designed for use with a TM 990 CPU module. The module has 48 I/O bits. These bits are organized into 8 bit blocks. Each block is programmable as input or output. Two blocks (of 8 bits each) make up a port. Each port has its own unique switch-selectable CRU base address. There are three ports, each port occupying one of the three edge connectors.

Other features of the TM 990/311 are as follows:

- Software compatible with I/O and reset features of the TM 990/310 I/O module.
- Blocks programmed as outputs can be read (echoed) with a CRU input instruction.
- Output drivers can be exchanged to provide non-inverting or inverting outputs.
- User option of series, pull-up or pull-down resistors on outputs.
- +12 V, -12 V, +8 V, and +5 V are available (at the user's option) at each port's edge connector.

Module dimensions are shown in Figure 1-1. Principal components of the TM 990/311 are shown in Figure 1-2. A block diagram is given in Figure 1-3.

#### **1.2 SPECIFICATIONS**

- Power Requirements: Without +8 V regulator: +5 V, ±3 %, .65 A (typical), 1.8 A (maximum) With 8 V Regulator driving 3 fully loaded 5 MT I/O module racks: +12 V, ± 5%, 1.2 A (typ.), 2.0 A (max.)
- Temperature Requirements: Operation Temperature:..0°C to 70°C Storage Temperature:...-65°C to 150°C
- Physical Characteristics: Width: 28 cm. (11 inches) Height: 19 cm. (7.5 inches) Thickness: 0.16 cm. (0.062 inch) Component height: 12.7 mm (0.50 inch) maximum
- Programmed Inputs: High-level input voltage: 2.0 V minimum Low-level input voltage: 0.8 V maximum Allowed voltage range: 0.0 V to 7.0 V Input current (with no pull-up resistors): 20 uA at 2.7 V

• Programmed Outputs:

High-level output voltage: 2.4 V minimum @ 15 mA maximum

Low-level output voltage : 0.50 V maximum @ 24 mA

Maximum user current sink: 24 mA

1.3 Applicable Documents

- TMS 9900 Microprocessor Data Manual
- TMS 990/401 TIBUG Monitor Listing
- TM 990 CPU User's Manual







FIGURE 1-1. TM 990/311 MODULE DIMENSIONS

<del>1</del>-3



1-4

f



## FIGURE 1-3. TM 990/311 BLOCK DIAGRAM

#### SECTION 2

#### INSTALLATION AND OPERATION

#### 2.1 GENERAL

The procedures for unpacking and setting up the TM 990/311 module for operation are given in this section. The switch and jumper configurations as shipped are given in section 2.12.

#### 2.2 UNPACKING AND INSPECTION

Remove the TM 990/311 from its carton and discard any protective wrapping. Inspect the module for any damage that might have occurred in shipping. Report any damage to your TI supplier.

#### 2.3 PORT ADDRESS SELECTION

Each of the three TM 990/311 ports can be assigned a unique CRU base address (see your CPU Module User's Guide for a complete discussion of CRU hardware and CRU software addressing). Either an 8-position socket platform or an 8-position DIP switch (S1, S2, and S3) is provided for the CRU base address selection for each port. If S1, S2, and S3 are socket platforms, the user has the option of using jumpers or inserting a DIP switch in the socket.

If the socket platform is used, jumpers at S1-1 to S1-8 are inserted to indicate a logical one; sockets left unjumpered will be set to a logical zero. If a DIP switch is used, switch settings are ON = 1, OFF = 0. Comparator circuitry compares the jumper/switch values with values found on bus address lines A3 (Sx-1) to A8 (Sx-6).

The ports selected by each switch/jumper bank and the connector associated with each port are shown in Figure 2-1 and Figure 2-2. Figure 2-1 shows a DIP switch configuration. Figure 2-2 shows the socket platform and jumper method.

TABLE 2-1. CORRELATION BETWEEN SWITCH BANKS, PORTS AND CONNECTORS

Port Designation	Switch/Jumper Number	Connector Designation
A	S3	P2
B	S2	P3
C	S1	P4

Since each port occupies 64 CRU bits, and since there are only 12 bits of address (A3 - A14) which are used for CRU addressing, there are six positions in the address selection switch/jumper bank which determine the address of the port as shown in Figures 2-1 and 2-2.



FIGURE 2-1. PORT ADDRESS SWITCH ASSIGNMENTS



FIGURE 2-2. PORT ADDRESS JUMPER ASSIGNMENTS

NOTE

Switch/jumper numbers 7 and 8 of each switch/jumper bank are used for other purposes which are described in section 2.4.

Each port can be placed anywhere in the CRU address space with the following restrictions:

- 1) <u>Do not select a CRU software base address (full R12 contents) between</u> <u>0000<sub>16</sub> and 0200<sub>16</sub>. This CRU space is reserved for CPU functions.</u>
- 2) Do not select the same address for more than one port on the same <u>TM 990/311 module</u>. The TM 990/311 has protection circuitry which prevents accessing two ports with the same address. If the user accidently sets the same address on more than one switch/jumper bank, the ports with the duplicate addresses will be disabled.

Table 2-2 shows the switch/jumper settings for a few example CRU base addresses.

TABLE 2-2. CRU BASE ADDRESS SELECT SWITCHES/JUMPERS

	S	witch	Positi	.ons		<u></u>		
MSB A 3	A4	A5	A6	A7	LSB A8	Hardware 1 (Dec)	Base Addr. (Hex)	Software Base Addr. (Hex)
Sx-1	Sx-2	Sx-3	Sx-4	Sx-5	Sx-6			(
0	0	0	0	0	0			
0	0	0	0	0	1			
0	0	0	0	1	0		Not Used	
0	0	0	0	1	1			
0	0	0	1	0	0			
0	0	0	1	0	1	320	0140	0280
0	0	0	1	1	0	384	0 180	0300
0	0	0	1	1	1	448	01C0	0380
0	0	1	0	0	0	512	0200	0400
0	0	1	0	. 0	1	576	0240	0480
0	0	1	0	1	0	640	0280	0500
0	0	1	0	1	1	704	02C0	0580
0	0	· 1	1	0	0	768	0300	0600
1			•			•	•	•
			•			•	•	•
1	1	1	• 1	1	1	4032	OFCO	1F80

Note: For DIP switches- 1 = ON; 0 = OFF For Jumper Platform- 1 = Jumpered; 0 = Unjumpered

The port address switch/jumper settings for a CRU base address not shown in Table 2-2 may be determined by the following method:

- 1) Convert the CRU hardware base address into its binary equivalents.
- 2) Strip off the first four bits; the CRU hardware base address is a 12-bit value using only the 12 LSBs applied to address lines A3 to A14; since only address lines A3 to A8 are compared on the board, use the first six bits of these remaining 12 bits.
- 3) Convert the six MSBs of the remaining 12 bits (obtained in step 2) into ON/OFF equivalents to determine the switch settings. The following definitions apply: 1 = ON (or jumpered); 0 = OFF (or unjumpered).

Example: Determine the switch settings required to select CRU hardware base address 014016 (software base address 028016) for Port A.

1)	0	1	4	0		Hard	dware	Base	Addr	ess (H	lex)				
	0000	0001	0100	0000		Bina	ary eq	uival	ent	of Har	rdware	Ba	se Ac	ldres	5
2)		0001	01			Str: are	ip off compa	firs red t	t 4 o ad	bits; dress	use r lines	next 8 A3	six to A	MSBs 18	which
3)	Port	A Set	ttings	3 =	S3	A3 O OFF -1	A4 0 OFF -2	A5 O OFF -3	A6 1 0N -4	A7 0 0 0 FF -5	A8 1 ON -6				

#### 2.4 PORT AND OUTPUT DISABLE SWITCHES/JUMPERS

Switch/jumper number 7 of each switch bank (S1, S2 or S3) disables the corresponding port when left open (OFF or unjumpered). Switch/jumper 7 must be set ON/Jumpered for each port in use.

Switch/jumper number 8 of each switch bank (S1, S2, or S3) acts as a output disable when closed (ON/Jumpered). When switch/jumper 8 is ON/Jumpered, the corresponding port is set as an input-only port.

The settings of switch/jumper number 7 and 8 are summarized in Table 2-3.

TABLE 2-3. PORT AND OUTPUT DISABLE SWITCHES/JUMPERS (SX-7, SX-8)

Switch No.	Setting	Function <sup>†</sup>
-7	ON/Jumpered OFF/Unjumpered	Enable Port Disable Port
-8	ON/Jumpered OFF/Unjumpered	Set Port as input only Set Port as input and output

2.5 JUMPER SELECTIONS

This subsection describes the jumper options on the TM 990/311.

2.5.1 Jumper J1

Jumper J1 enables or disables the Flag register on the TM 990/311. Section 2.10 describes the use of the Flag register. The connections for this jumper are as follows:

J1 Pin No.	Function Selected
2 to 1	Flag Register enabled
2 to 3	Flag Register disabled

#### 2.5.2 Jumper J2

Jumper J2 couples + 8 volts to pin No. 4 on all three port connectors (P2-4, P3-4 and P4-4). The connections for this jumper are as follows:

J2 Pin No.	Function Selected
2 to 1	+8 V to P2-4, P3-4, P4-4
2 to 3	P2-4, P3-4, P4-4 are open circuit

#### 2.5.3 Jumper J3

Jumper J3 couples + 12 volts to pin No. 1 on all three port connectors (P2-1, P3-1 and P4-1). The connections for this jumper are as follows:

J3 Pin No.	Function Selected
2 to 1	+12 V to P2-1, P3-1, P4-1
2 to 3	P2-1, P3-1, P4-1 are open circuit

#### 2.5.4 Jumper J4

Jumper J4 couples - 12 volts to pin No. 2 on all three port connectors (P2-2, P3-2 and P4-2). The connections for this jumper are as follows:

J4 Pin No.	Function Selected
2 to 1	-12 V to P2-2, P3-2, P4-2
2 to 3	P2-2, P3-2, P4-2 are open circuit

2.5.5 Jumper J5 Through J10

These jumpers allow the user to select one of three output buffers (74LS240, 74LS241 or 74LS244) for each output block (8 bits). The factors in the decision of which buffer to use is given in section 2.7. Table 2-4 gives the jumper pin connections for each jumper, which block is affected by that jumper the type of buffer selected, and the socket containing the chip. Section 2.6 describes the port connectors and their nomenclature.

Jumper No.	Block Affected	Pin Connections for 74LS241	Pin Connections for 74LS240 or 74LS244	Socket No.
	Port A	-		
J 10	'L' Block	1 to 2	2 to 3	<b>U</b> 37
J 9	'H' Block	1 to 2	2 to 3	V35
	Port B			
J 8	'L' Block	1 to 2	2 to 3	U33
J 7	'H' Block	1 to 2	2 to 3	U31
	Port C			
J 6	'L' Block	1 to 2	2 to 3	U29
J 5	'H' Block	1 to 2	2 to 3	U27

TABLE 2-4. OUTPUT BUFFER JUMPERS (J5 - J10)

2.5.6 Jumpers J11 through J16

Jumpers J11 through J16 allow the user to set the output shunt resistors of each block as pull-up or pull-down resistors. The factors involved in the use of these resistors is covered in section 2.8. Table 2-5 shows the connections of each jumper and the block affected. Figure 2-3 shows the layout of each jumper.



FIGURE 2-3. LAYOUT OF JUMPERS J11 THROUGH J16

Jumper No.	Block Affected	Connection to Set Resistors as Pull-ups	Connection to set Resistors as Pull-downs
J 16 J 15	Port A 'L' Block 'H' Block	1 to 2 1 to 2	2 to 3 2 to 3
J 14 J 13	Port B 'L' Block 'H' Block	1 to 2 1 to 2	2 to 3 2 to 3
J 12 J 11	Port C 'L' Block 'H' Block	1 to 2 1 to 2	2 to 3 2 to 3

#### TABLE 2-5. OUTPUT RESISTOR JUMPERS

Jumper J17 couples + 5 volts to pin No. 3 on all three port connectors (P2-3, P3-3 and P4-3). The connections for this jumper are as follows:

J17 Pin No.	Function Selected
2 to 1	+5 V to P2-3, P3-3, P4-3
2 to 3	P2-3, P3-3, P4-3 are open circuit

#### 2.6 EDGE CONNECTORS P2, P3, P4

The 48 I/O bits of the TM 990/311 are organized into 3 ports. Each port has its own edge connector (marked A, B and C on the component side of the board).

Each port is divided into 2 blocks. Each block contains 8 I/O bits. The assignments for each pin of the board edge connectors are shown in Figure 2-4. The assignments are the same for all three ports.

The top view in Figure 2-4 shows the board edge connector as seen from the component side. The number '2' is marked on the component side of the board to index the connector pin numbers.



The numbers marked on a given cable connector may not correspond to the numbers assigned to the board edge connector pins. The cable connector should be wired according the board edge connector numbers.

Figure 2-5 shows the connector assignments arranged by port and I/O bits for convenience in keeping track of the I/O bits.



FIGURE 2-4. EDGE CONNECTOR ASSIGNMENTS

PORT	BLOCK	1/0	CONNECTOR	
		No.	PIN No.	ASSIGNMENTS
		0	20	
		1	22	
		2	14	
	Low	3	16	
	втоск	4	18	
		5	10	
Port A		7	24	
IOIUA		ļ'	<u> </u>	
Connector P2		8	26	
		9	28	· · · · · · · · · · · · · · · · · · ·
	<b>.</b>	10	30	
	High	11	32	
	BTOCK	12	34	······································
		13	36	
		14	38	
		<u></u>	40	
		C	20	
		1	22	
		2	14	
	Low	3	16	
	Block	4	18	
		5	10	
Dent D		<u> </u>	12	, 
Port B		1	24	
Connector P3		8	26	
		9	28	
с. С. С. С		10	30	
	High	11	32	
	Block	12	34	
		13	36	
		14	30	
		<u> </u>	40	
		0	20	
		1	22	
		2	14	
	Low	3	16	
	Block	4	18	
		5	10	
		6	12	
Port C		7	24	
Connector P4		8	26	
	(	9	28	
	l	10.	30	
	High	11	32	
	Block	12	34	
	1	13	36	
		14	38	
		15	40	

FIGURE 2-4. PORT/CONNECTOR ASSIGNMENTS

#### 2.7 OUTPUT BUFFERS

The TM 990/311 is shipped with 74LS244 non-inverting output socketed buffers on each block of 8 bits. This part may be replaced with either 74LS241 noninverted buffers or 74LS240 inverting buffers if needed. When this replacement is made the appropriate jumper connections will have to made as described in section 2.5.5. Table 2-4 includes the socket number for each port buffer.

When the 74LS244 buffer is used for a given block, a reset operation sets all zeroes on the block outputs (if enabled). Writing a one to a bit results in a one on the corresponding edge connector.

When 74LS240 buffer is used for a given block, a reset operation sets all ones (if enabled). Writing a one to a bit results in a zero on the corresponding edge connector pin. This configuration might be useful if an external device under control also inverts the control signal (such as the TM 990/5MT I/O system).

Upon I/O reset, all block outputs on the TM 990/311 are disabled (i.e.,all blocks are reset as inputs). When the output buffers are disabled, the voltage and current levels at the edge connector pins are determined by the cable, receiving devices and the Pull-up/Pull-down output resistors.

Writing to any bit of a block sets that entire block (all eight bits) to the output enabled condition (output buffers enabled). In order to avoid confusion, the user should always output 8-bit or 16-bit wide fields when first initializing the output mode of a port (this sets all the bits of a block to a known state). After initialization, the value of individual bits may be changed with any single-bit or multi-bit CRU instruction. Once enabled, the block will remain in the output mode until reset via hardware (I/O reset; e.g., actuate RESET switch at microcomputer) or software (write a one first to CRU bit 0, then bit 15).

#### 2.8 OUTPUT RESISTORS

The TM 990/311 user has several output resistor configurations available. The output resistors are included in DIP resistor packs. These resistor packs are shown on schematic sheet 4 (Appendix A-5) and schematic sheet 5 (Appendix A-6). Table 2-6 shows the resistor pack, sockets (U designations), and the associated port and block.

		Socket Lo	ocations
Port	Block	Shunt Resistors	Series Resistors
Port A	'L' Block	U55	U44
	'H' Block	U53	U43
Port B	'L' Block	U5 1	U42
	'H' Block	U49	U41
Port C	'L' Block	U47	U40
	'H' Block	U45	U39

TABLE 2-6. OUTPUT RESISTOR PACKS AND ASSOCIATED PORTS

2.8.1 Shunt Resistors

These resistors may be set by jumper (see section 2.5.6 and Table 2-5) as Pull-ups (to +5 V), Pull-downs (to ground) or disabled. In normal TTL operation, these resistors would be set as Pull-up resistors with a value between 1K ohms and 10K ohms. The TM 990/311 module is shipped with 4.7K ohm resistor packs installed. The user may substitute other values as required by the loading conditions of a specific application.

The use of the shunt resistors as Pull-downs is less common; this option should be adopted only after careful calculation of currents and voltages between the user's circuitry and the buffers of the TM 990/311.

2.8.2 Series Resistors

The TM 990/311 is shipped with a short-circuit jumper arrangement providing zero ohms of series resistance between the output buffer and the user circuitry. The pin arrangement of the jumper sockets is compatible with commonly available resistor packs, which may be substituted as the application requires. This substitution is made if special isolation requirements arise because of the nature of the circuitry attached to the TM 990/311 ports.

2.9 INPUT BUFFERS

The input buffers on the TM 990/311 are connected directly to the edge connector. This arrangement allows the user to do the following:

- 1) read values on the edge connector when in the input mode.
- 2) read the values on the edge connector when in the output mode as an echo-back check of proper output buffer operation.

2.10 FLAG REGISTER

The Flag register gives 32 bits of user-defined information for each port base address (96 bits in all). The register is accessed via the CRU as indicated in Figure 3-1 (see section 3.6). Each bit is unique, and can be set, reset, or tested individually or in a group by the CRU instructions.

#### 2.11 RESET ENABLE LEDS

Each port on the TM 990/311 has one LED associated with it. The LED lights when the software RESET ENABLE is active for the appropriate port. When RESET ENABLE is inactive the LED is off (see section 3.2).

Flag bit 0 is at the same CRU address as the RESET ENABLE circuitry (see Table 3-1); thus the LED also reflects the state of Flag bit 0 (1 = ON, 0 = OFF). Flag bit 0 can be tested by software to determine whether the LED is ON or OFF.

#### 2.12 CONFIGURATION AS SHIPPED

The TM 990/311 is shipped with switch/jumpers set as shown in Figure 2-6 and Figure 2-7. Table 2-7 shows the jumper configurations as shipped. The TM 990/311 is shipped with 4.7 Kilohms shunt resistors, 0 ohm (jumper shorted) series resistors and 74LS244 output buffers.



FIGURE 2-6. PORT ADDRESS SWITCH/JUMPER SETTINGS AS SHIPPED



FIGURE 2-7. PORT AND OUTPUT DISABLE SWITCH/JUMPER SETTINGS AS SHIPPED

JUMPER	PIN CONNECTION	FUNCTION SELECTED
J1 J2 J3 J4 J5–J10 J11–J16	2-1 2-1 2-1 2-1 2-3 2-1	Flags enabled Edge +8 volts deselected Edge +12 volts deselected Edge -12 volts deselected 74LS244 Buffers Pull-up resistors
J 17	2-1	Edge +5 volts deselected

TABLE 2-7. JUMPER CONNECTIONS AS SHIPPED

#### 2.13 EXAMPLE PROGRAMS

The programs in section 3.8 can be loaded and executed as an initial board checkout. Use the TIBUG memory inspect/change command (M) to enter the object code beginning at memory address  $FC00_{16}$ . Then set the program counter to  $FC20_{16}$  and execute using the E command.

#### PROGRAMMING

3.1 GENERAL

This section describes how to use the CRU to access the TM 990/311 and do the following:

- Reset the ports with software
- Set and write to output ports
- Echo output data
- Read from input ports
- Write to and read from the flag register

3.1.1 Programming Considerations

The following points should be kept in mind while writing software for the TM 990/311 or studying the examples:

- The value written to an output port remains latched until reset or changed by the program.
- Once written to, an 8-bit block remains set as output, but it can be read (echoed) via the CRU.
- To read off-board data at a port, first RESET the port to the input mode by software. RESET can be tested because a software RESET also sets flag bit 15 to zero.

3.1.2 Example Program Assumptions

The following switch settings are assumed for all of the following examples:

				S	i wa	Ltch No.	-	1	2	3	4	5'	6	7	8
Switch	S3	(Port	A	address	-	030016)	=	OFF	OFF	OFF	ON	ON	OFF	ON	OFF
Switch	S2	(Port	в	address	-	0400 <sub>16</sub> )	=	OFF	off	ON	OFF	OFF	OFF	ON	OFF
Switch	S1	(Port	С	address	-	0500 <sub>16</sub> )	=	OFF	OFF	ON	OFF	ON	OFF	ON	OFF

Sx-7 (ON) = Enable Port Sx-8 (OFF) = Output enabled

The following jumper settings are assumed for all of the following examples:

Jumper #	Connection	Function Selected
J 1	Pin 1 to Pin 2	Enable Flag Register
J2-J4	Pin 2 to Pin 3	No Power Out
J <b>5-</b> J 10	Pin 2 to Pin 3	Output buffer = 74LS244
J 1 1 – J 16	Pin 1 to Pin 2	Output resistors set as pull-ups
J 17	Pin 2 to Pin 3	No Power Out

3-1

Swftwr <sup>1</sup> Displ. <sub>16</sub>	CRU2 Bit	Bit Description	Conn.3 Assign.	Swftwr Displ.16	CRU Bit	Bit Description	Conn. Assign.
0	0	Reset Enable	e/ –	40	33	Flag 16	-
2 4 6 8 A C E 10 12 14 16 18 14 16	1 2 3 4 5 6 7 8 9 0 11 12 13 15	LED/Flag 0 Flag 1 Flag 2 Flag 3 Flag 4 Flag 5 Flag 6 Flag 7 Flag 8 Flag 9 Flag 10 Flag 11 Flag 12 Flag 13 Flag 14 Posst/Flag 15		42 44 46 48 40 40 50 52 54 50 52 54 58 58 58 55 55 55 55 55 55 55 55 55 55	34 35 37 39 41 42 44 45 47 48	Flag 17 Flag 18 Flag 19 Flag 20 Flag 21 Flag 22 Flag 23 Flag 24 Flag 25 Flag 26 Flag 27 Flag 28 Flag 29 Flag 30 Flag 31	
L' Block	ĸ			-			
20 22 24 26 28 28 2A 2C 2E	16 17 18 19 20 21 22 23	I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7	Px-20 Px-22 Px-14 Px-16 Px-18 Px-10 Px-12 Px-24	60 62 64 66 68 68 6A 6C 6E	49 50 52 53 54 55 56	I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7	Px-20 Px-22 Px-14 Px-16 Px-18 Px-10 Px-12 Px-24
'H' Bloc	<u>k</u>						
30 32 34 36 38 38 3A 3C 3E	24 25 26 27 28 29 30 31	I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15	Px-26 Px-28 Px-30 Px-32 Px-34 Px-36 Px-38 Px-40	70 72 74 76 78 78 7A 7C 7E	57 58 59 60 61 62 63 64	I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15	Px-26 Px-28 Px-30 Px-32 Px-34 Px-36 Px-38 Px-40

<sup>1</sup>This column represents the value to be added to the software base address to access a given bit or block.

.

<sup>2</sup>This column represents the displacement to be used with a CRU single bit instruction (e.g., SBO, SBZ, TB) with no displacement added to the base address.

 $^3\mathrm{This}$  column gives the pin assignments for the appropriate I/O bit for each CRU address.

3.1.3 CRU Map

Table 3-1 shows the CRU map for each of the three ports (A, B OR C) on the TM 990/311. The first and third block of 16 bits in the CRU map access the Flag register or reset functions. There are 32 unique bits in the Flag register for each port base address.

The second and fourth block of 16 bits access the I/O bits. Notice that each I/O bit (I/O 0 through I/O 15) have duplicate addresses. For example, if the CkU base address is  $0300_{16}$ , I/O 0 can be accessed with a CRU address of  $0320_{16}$  or  $0360_{16}$ . This duplicate addressing provides software compatibility with the the addressing scheme of the TM 990/310. In the CRU map for the TM 990/310, the second address (i.e.,  $0360_{16}$ ) is the echo address of an output port with an address of  $0320_{16}$ .

#### 3.2 RESETTING PORTS WITH SOFTWARE

The TM 990/311 was designed to be as software compatible as possible with the TM 990/310. Software Reset is accomplished via the CRU as if the user were writing to a TMS 9901 PSI. This example assumes that Port A had previously been set as an output port (e.g., had been written to via the CRU). Now, the user wishes to reset the port for some other use. Since switch S3 is set to a software base address of  $0300_{16}$ , register R12 is loaded with  $0300_{16}$ . CRU bits 0 and 15 are the 'RESET ENABLE' and 'RESET' signals respectively (see Table 3-1).

START	LI	R12,>0300	LOAD BASE ADDRESS FOR PORT A
	SBO	0	ENABLE RESET FOR PORT A
	SBZ	15	RESET PORT A
	SBZ	0	DISABLE RESET FOR PORT A

#### NOTES

- 1. Writing a one to CRU bit 0 also lights the port LED, writing a zero to CRU bit 0 turns off the port LED.
- 2. Because writing to bit 15 also sets the flag bit accordingly, a port can be checked for having been reset by reading bit 15 for a known logic one condition.

#### 3.3 SETTING AND WRITING TO OUTPUT PORTS

The first time a port (or block) is written to, it is set as an output until reset by hardware (e.g., RESET switch actuated on the microcomputer board) or software (see section 3.2). This example code sets all 16 bits of Port B as output; therefore, both blocks of Port B are set as output.

START	LI	R12,>0420	LOAD	BASE	ADI	DRES	SS	OF	PORT	В	PLUS	I/0	DISPLACEMENT
	MOV	@DATA,R2	LOAD	DATA	TO	BE	0Ŭ	JTPU	T INT	[O]	R2		
	LDCR	R2,0	OUTPU	JT 16	BIJ	ſS							

#### 3.4 ECHOING OUTPUT DATA

The following code demonstrates two ways to echo. The first method uses the same address as the output ports after data has been written to the port (as in section 3.3).

START	LI	R12,>0420	LOAD BASE ADDRESS OF PORT B PLUS I/O DISPLACEMENT
	MOV	@DATA,R2	LOAD DATA TO BE OUTPUT INTO R2
	LDCR	R2,0	OUTPUT 16 BITS
	STCR	R3,0	ECHO 16 OUTPUT BITS
	С	R2,R3	COMPARE DATA SENT, DATA RECEIVED
	JNE	ERROR	IF NOT THE SAME, CHECK

The second method uses the duplicate address for echoing.

START	LI	R12,>0420	LOAD BASE ADDRESS OF PORT B PLUS I/O DISPLACEMENT
	MOV	@DATA,R2	LOAD DATA TO BE OUTPUT INTO R2
	LDCR	R2,0	OUTPUT 16 BITS
	LI	R12,>0460	LOAD 'ECHO' ADDRESS FOR PORT B
	STCR	R3,0	ECHO 16 OUTPUT BITS
	С	R2,R3	COMPARE DATA SENT, DATA RECEIVED
	JNE	ERROR	IF NOT THE SAME, CHECK

#### 3.5 READING FROM INPUT PORTS

-

,

Any port not set as an output can be used as an input-only port. This code reads the 'H' block of Port C.

START	LI	R12,>0530	LO.	٩D	BASE	ADD	RESS	OF	PORT	С	PLUS	I/0	DISPLACEMENT	ĥ
¥			FOR	TH	Е 'Н'	BL	DCK							
	STCR	R2,8	REA	<b>5</b> 8	BITS	S OF	THE	'H'	BLOC	K	OF P	ORT	С	

#### 3.6 WRITE TO AND READ FROM THE FLAG REGISTER

.

This code writes to Flag bit 3 of Port A and reads Flag bit 5 of Port B.

START	LI	R12,>0300	LOAD BASE ADDRESS FOR PORT A	
	SBO	3	SET FLAG BIT 3 TO ONE	
	LI	R12,>0400	LOAD BASE ADDRESS FOR PORT B	
	TB	5		

3.7 EXAMPLE PROGRAMS

The following example programs were tested with a TM 990/101M CPU module. All switches and jumpers on the TM 990/311 were set as described in section 3.1. These programs can be entered and run on a TM 990 CPU system with TIBUG as follows:

- 1) Use the memory inspect and change command (M) to enter the code in the corresponding memory addresses.
- 2) Use the hardware register inspect and change command (R) to set the program counter to FC20 $_{16}$ .
- 3) Use the execute command (E) to start the program.

3.7.1 Example Program to Flash LEDS 1, 2 and 3.

This program turns each RESET ENABLE LED on and off in sequence, 16 times.

Addr	Code	Label	State	ment	Comment
FC00		×	AORG	>FC00	
		* *	DEFIN	TIONS:	
FC00	0300 0400 0500	PORTA PORTB PORTC WSP	EQU EQU EQU BSS	>0300 >0400 >0500 32	CRU ADDRESS OF PORT A CRU ADDRESS OF PORT B CRU ADDRESS OF PORT C RESERVE WORKSPACE
		* *	ENTRY	( POINT	
FC20 FC22	02E0 FC00		LWPI	WSP	LOAD WORKSPACE POINTER
FC24 FC26	0203 0010		LI	R3,>10	LOAD COUNTER FOR NUMBER OF FLASH CYCLES
		*			
		* *	FLASI	H PORT A LED	
FC28 FC2A	020C 0300	START	LI	R12, PORTA	LOAD CRU ADDRESS OF PORT A
FC2C	1D00		SBO	0	ENABLE PORT A RESET/LIGHT LED FOR PORT A
FC2E FC30	06A0 FC60		BL	<b>@DELAY</b>	GO TO DELAY LOOP
FC32 FC34	1E00 06A0		SBZ BL	0 @delay	DISABLE RESET/TURN OFF LED FOR PORT B
FC36	FC60				

Addr Code Label Statement Comment ¥ ¥ FLASH PORT B LED ¥ FC38 020C LOAD CRU ADDRESS OF PORT B LI R12.PORTB FC3A 0400 FC3C 1D00 LIGHT LED SBO 0 FC3E 06A0 BL @DELAY FC40 FC60 FC42 1E00 SBZ 0 TURN OFF LED FC44 06A0 BL **@DELAY** FC46 FC60 ¥ FLASH PORT C LED ¥ FC48 020C R12, PORTC LOAD CRU ADDRESS OF PORT C LI FC4A 0500 FC4C 1D00 SBO 0 LIGHT LED FC4E 06A0 BL **@**DELAY FC50 FC60 FC52 1E00 SBZ TURN OFF LED 0 FC54 06A0 BL @DELAY FC56 FC60 × CYCLE COUNTER FC58 0603 HAS THE CYCLE GONE 16 TIMES? DEC R3 JNE START FC5A 16E6 IF NOT, DO IT AGAIN FC5C 0460 €>80 GO TO MONITOR IF FINISHED B FC5E 0080 ¥ DELAY LOOP SUBROUTINE FC60 0202 DELAY LI R2, 8000 SET DELAY COUNTER FC62 8000 R2 FC64 0602 LOOP DEC IS THE COUNTER FINISHED IF NOT, DECREMENT COUNTER FC66 16FE JNE LOOP FC68 045B IF FINISHED, RETURN TO CALLING PROG. SEGMENT ٠B \*R11

3-6

3.7.2 Example Program to Write, Echo and Read to a Port

This example sets the 'L' block of Port A as output and the 'H' block of Port A as input. This example requires wiring a connector as shown in Figure 3-1. The wiring connects the 'L' block to the corresponding bits of the 'H' block.

The connector is attached to P2 (Port A) for this example. It could be attached to Ports B or C if the CRU base address is changed in the program to the appropriate value for the port used (i.e.,  $0400_{16}$  for Port B or  $0500_{16}$  for Port C).

This example could serve as a simple test of a port. A test pattern  $(AA_{16})$  is loaded into the 'L' block output. The 'L' block is echoed and compared with the test pattern. An error message is sent if the bits echoed do not match the bits output. Then, the 'H' block is read as input and compared to the original test pattern. If the inputs do not match the original test pattern an error message is generated.





Addr	Code	Label	Stat	ement	Comment
FC00		*	AORG	>FC00	
		- * *	DEFI	NITIONS	
FC00	0300 0320	FLAGA PORTA WSP #	EQU EQU BSS	>0300 >0320 32	CRU ADDRESS OF FLAG REGISTER/RESET OF PORT A CRU ADDRESS OF I/O BITS OF PORT A RESERVE WORKSPACE
		* *	ENTR	Y POINT - IN	ITIALIZATION
FC20 FC22	02E0 FC00		LWPI	WSP	LOAD WORKSPACE POINTER
FC24 FC26	020C 0300		LI	R12,FLAGA	LOAD CRU ADDRESS OF FLAG/RESET
FC28 FC2A	1D00 1E0F	*	SBO SBZ	0 15	ENABLE RESET RESET PORT A
		¥ ¥	SET	'L' BLOCK OF	PORT A AS OUTPUT - OUTPUT TEST PATTERN
FC2C FC2E	020C 0320		LI	R12, PORTA	LOAD CRU ADDRESS OF PORT A I/O BITS
FC30 FC32	0202 AA00		LI	R2,>AA00	LOAD BIT PATTERN '10101010'
FC34 FC36 FC38 FC3A FC3C	3202 3603 90C2 1606 022C		LDCR STCR CB JNE AI	R2,8 R3,8 2,3 ERR1 R12,>10	SETS 'L' BLOCK=OUTPUT, OUTPUTS PATTERN ECHOS 'L' BLOCK OUTPUT BACK TO R3 IS ECHO SAME AS OUTPUT? IF NOT, OUTPUT ERROR MESSAGE SET CRU BASE ADDRESS TO 'H' BLOCK
FC40 FC42 FC44 FC46	3604 9102 160F 101D		STCR CB JNE JMP	R4,8 2,4 ERR2 FIN	READ 'H' BLOCK INPUTS ARE 'H' INPUTS EQUAL TO 'L' OUTPUTS IF NOT, OUTPUT ERROR MESSAGE TESTS PASSED, GO TO FINISH
		* * *	ERRO PATTI	R MESSAGE I ERN	SSUED IF THE ECHO DOES NOT MATCH THE TEST
FC48 FC4A	2FA0 FC50	ERR 1	XOP	@MESS1,14	OUTPUT ERROR MESSAGE 1
FC4C FC4E	0460 0080		В	<b>@</b> >80	BRANCH TO MONITOR

· . . .

<u>Addr</u>	Code	Label	State	ement		Comment						
FC50 FC52 FC53 FC54	0D0A 45 52 52	MESS1	DATA TEXT	>odoa 'error-	NO	CARRAGE ECHO'	RETURN/I	LINE FE	ED			
FC55	52 2D											
FC58	20											
FC59	4E											
FC5A	4F											
FC5B	20								÷			
FC5C	45											
FC5E	43											
FC5F	46 4F											
FC60	ODOA		DATA	> ODOA		CARRAGE	RETURN/I	LINE FER	ED			
FC62	0000		DATA	>0000		END OF 1	MESSAGE	TAG				
		* .	ERRO	R MESSAG 78N	E I	SSUED IF	THE 'H'	INPUTS	DO NO	T MATCH	THE	TEST
		¥	INIII	21111								
FC64. FC66	2F AO FC6C	ERR2	XOP	@MESS2, 1	14	OUTPUT I	ERROR ME	SSAGE 2				
FC68 FC6A	0460 0080		В	@>80		BRANCH '	TO MONIT	OR				
FC6C	ODOA	MESS2	DATA	>ODOA	_	CARRAGE	RETURN/I	LINE FE	ED			
FC6E	45		TEXT	'ERROR-	NO	INPUTS'	ERROR M	ESSAGE				
FC70	52											
FC71	4F									·		
FC72	52											
FC73	2D							,				
FC74	20											
FC76	4ይ ມፍ											
FC77	20											
FC78	49											
FC79	4E											
FC7A	50											
FC7B	55											
FC7D	53											
FC7E	ODOA		DATA	>0D0A		CARRAGE	RETURN/I	LINE FE	ED			
FC80	0000		DATA	>0000		END OF	MESSAGE	TAG				
	-	* .	MECC	ACE TOOL	ד תי	יידי אד ד		ED				
0-		*	MESO	NGE 15501	50 I.		515 FA55					
FC82 FC84	2F AO FC8A	FIN	XOP	emess3,	14	OUTPUT '	TEST PAS	SED MES	SAGE			
FC86 FC88	0460 0080		В	@>80		BRANCH	TO MONIT	OR				

3-9

Addr	Code	Label	Statem	ent		Comment		
FC8A	ODOA	MESS3	DATA >	ODOA		CARRAGE	RETURN/LINE	FEED
FC8C	54		TEXT '	TESTS	PASSE	D'		
FC8D	45							
FC8E	53							
FC8F	54							
FC90	53							
FC9 1	20							
FC92	50							
FC93	41							
FC94	53							
FC95	53		•					
FC96	45							
FC97	44					•		
FC98	AODO		DATA >	ODOA		CARRAGE	RETURN/LINE	FEED
FC9A	0000		DATA >	0000		END OF	MESSAGE TAG	

•

#### SECTION 4

#### THEORY OF OPERATION

#### 4.1 GENERAL

This section describes the theory of operation for the TM 990/311 I/O module. A simplified block diagram of the TM 990/311 is shown in Figure 4-1.

The module can be divided into the following functional elements;

- CRU Address Selection and Decode
- Port Reset and Buffer Enable Logic
- Input/Output Latches and Buffers
- Flag Register
- Voltage Regulator

Address lines shown on figures and schematics with a suffix of '.B' are TM 990 system address bus lines. Address lines with no suffix indicate TM 990/311 address lines.

The following expressions are used in Boolean expressions in the circuit descriptions:

- X = NOT X
- + = Logical OR
- \* = Logical AND



FIGURE 4-1. TM 990/311 BLOCK DIAGRAM

#### 4.2 CRU ADDRESS SELECTION/DECODE

The circuits described in this subsection decode a CRU address and generate unique signals which enable one of the six output latches or one of the six input latches. Each latch represents one eight bit block of one of the ports. Each block is designated with a 'H' or 'L' suffix. For example, the line labled 'ASELIN.L-' (in Figure 4-2) carries the select signal for the input latch of the 'L' block of Port A.

The switch select and comparator circuit for Port A is shown in Figure 4-2. The CRU address selection and decode circuits of the other two ports are identical to Figure 4-2. This circuitry can also be found on sheets 2 and 3 of the schematic diagrams (page A-3 and A-4).

Address lines A3.B to A8.B (Figure 4-2) carry the CRU base address. They are inverted and buffered onto the module by a 74LS240 Octal Buffer. The six MSB's of the CRU address (A3- through A8-) are compared to switches S3-1 through S3-6 by the cascaded comparators U1 and U12.

Notice that switch  $S_{3-7}$  is compared to ground (logic 0) by U12; therefore, switch 7 must be closed (ON) in order to get a true comparison signal (A=B) out of U12 (labeled 'BAS' in Figure 4-2). Switch  $S_{3-7}$  acts as a port enable selector. When switch  $S_{3-7}$  is open, port A is disabled, and does not appear at all in the CRU map.

The base address select signals (BAS) from all three port address decoders are routed to U15, a 1-of-8 Data Selector. When any BAS signal is true, the Y output of U15 is high and the W output is low. If more than one BAS signal is true at once, the Y output of U15 will not go active high; therefore, if the same CRU address is set on more than one of the port select switch banks (S1, S2 or S3), none of the ports will be selected when the address appears on the address lines. The active low W output enables CRUIN onto the system bus through U7. The Y output forms the VALID signal in Figure 4-2 and Figure 4-5.

The BAS signal is ANDed with the VALID signal (by U16 in Figure 4-2) to produce a signal labeled 'ASEL'. ASEL is one input to U26, a 2-to-4-line Data Selector (U26 in Figure 4-2 is from schematic sheet 3, page A-4). The signals labeled 'ASELIN.L-' and 'ASELIN.H-' in Figure 4-2 are a Boolean function of ASEL, A11 and A10 as follows:

1) ASELIN.H- = ASEL \* A11- \* A10-

2) ASELIN.L- = ASEL \* A11 \* A10-

As can be seen from expressions 1 and 2, the status of A11 determines which 8 bit block (H or L) of each port is selected.

The Boolean expressions for the signals labeled ASELOUT.L- and ASELOUT.H- in Figure 4-2 are as follows:

- 3) ASELOUT.H- = ASELIN.H- \* CRUCLK-
- 4) ASELIN.L- = ASELIN.L- \* CRUCLK-

Expressions 3 and 4 indicate that an 'ASELOUT' signal will be active (low) when the corresponding 'ASELIN' signal is active (low) and CRUCLK- is active (low).



FIGURE 4-2. TM 990/311 CRU ADDRESS SELECTION/DECODE CIRCUITS

4-3

4.3 PORT RESET AND BUFFER ENABLE LOGIC

The reset logic circuitry is shown in Figure 4-3. This figure shows only the reset logic for Port A. The other two ports have identical counterparts of this circuit which can be found on schematic sheet 4 (page A-5).

The reset logic was designed to simulate the TMS 9901 reset logic so that the TM 990/311 would be software compatible with the TM 990/310.

Logic gates U18 (2) and U9 decode a CRU address equal to the base address for Port A plus a displacement of  $00_{16}$ . When this address occurs and CRUCLK- goes active low, the content of CRUOUT is clocked into U11 (in Figure 4-3). The Q output of U11 is a reset enable signal (active high). This reset enable signal acts as a gating signal at U19; if active, it allows the port clear signal ADIRCLR-.

Logic gate U8 decodes a CRU address equal to the base address for Port A plus a displacement of  $1E_{16}$ . When this address occurs (ASEL is high), CRUCLK- is active low and CRUOUT is low, a reset signal (active high) is fed to the inputs of U19; thus, if the reset enable signal is high, ADIRCLR- is generated.

ADIRCLR- is also generated if a RESET- (hardware reset) occurs. Note that RESET- also clears U11, thus clearing the reset enable.



FIGURE 4-3. RESET LOGIC CIRCUIT

The output buffer enable circuitry is shown in Figure 4-4. This figure shows only the enable logic for Port A. The other two ports have identical counterparts of this circuit which can be found on schematic sheet 3 (page A-4).

The output buffer enable circuit was designed to simulate the programmable outputs of the TMS 9901. A port is an input until it has been written to. Once written to, the port becomes an output until reset.

When one of the 8 bit blocks of port A has been addressed, the output enable signal (ASELOUT) clocks a logic 1 into one of the flip-flops in Figure 4-4.

The outputs of the flip-flops make up the output buffer enable signals (ACTL). The value of these signals is determine by Jumper J9 and J10. When a jumper is connected from pin 1 to pin 2 of either jumper, ACTL.1 (or ACTL.3) will be active high. When a jumper is connected from pin 2 to pin 3 of either jumper, ACTL.1 (or ACTL.3) will be active low. Thus, the user may select the buffer enable signals required for different buffers (see Section 2.5.5).

When ADIRCLR- occurs from either a software or hardware reset, the flip-flops are cleared and the output buffers are disabled until written to again.

Switch S1-8, when closed, disables the output buffers of Port A, making Port A an input only.



FIGURE 4-4. OUTPUT BUFFER ENABLE CIRCUIT

#### 4.4 INPUT/OUTPUT LATCHES AND BUFFERS

The input and output buffers are shown in Figure 4-5. This figure shows only the circuit for Port A. The other two ports have identical counterparts of this circuit which can be found on schematic sheet 4 (page A-5).

The input selectors (U54 and U56 in Figure 4-5) have outputs (CRUIN) that are enabled by the appropriate ASELIN signal. The three least significant bits of the CRU address (A12, A13 and A14) select the input line that will be coupled to CRUIN.

The output latches (U36 and U38) are enabled by the appropriate ASELOUT signal. The three least significant bits of the CRU address select the output line (Q) that will be coupled to CRUOUT.

The output buffers (U35 and U37) are user selectable depending on the required output specifications (see Section 2.x). The buffers are enabled by the ACTL signals generated by the circuit in Figure 4-4.

The series resistors (U43 and U44) and the pull-up resistors (U53 and U55) are user selectable depending on the application (see section 2.8). Jumpers J15 and J16 are provided to set the resistors in U53 or U55 as pull-up or 'pull-down' resistors as needed.



FIGURE 4-5. INPUT/OUTPUT LATCHES AND BUFFERS

#### **4.5 FLAG REGISTER**

The flag register (U6 in Figure 4-6) is a 1 bit wide RAM memory accessable by the user via the CRU. This circuit can be found on schematic sheet 3 (page A-4). The use of this register is determined by the user.

The least significant address lines and three control lines are buffered onto the module by U5.

Logic gates U16 and U17 (in Figure 4-6) generate the active low select signal for the flag register. When A10 is low and the CRU base address (A3 through A8) is true, U6 is selected.

The inputs to U6 labeled ASEL, BSEL and CSEL determine which one of three blocks of flags is addressed; thus, the same CRU base address for each of the ports select a unique block of flags. Each block of flags contain 32 bits. The values on address lines A9 and A11 through A14 determine which 1 of 32 bits in a block is addressed. The address map for the flag register is shown in Table 3-1.



FIGURE 4-6. TM 990/311 FLAG REGISTER

4-7

4.6 VOLTAGE REGULATOR

The voltage regulator on the TM 990/311 is shown on schematic sheet 1 (page A-2). The primary purpose of the onboard regulator is to step the +12 V (derived from the backplane) down to + 8 V for compatibility with the 5MT series. This gives the user a choice of four voltages available at each port connector (+12 V, +8 V, +5 V and -12 V). The jumper settings required to select these voltages are described in section 2.5.

APPENDIX A SCHEMATICS

.

.

	8	7	6	5 🗍	4	з	1600179 ·	1
D	NOTES UNLESS OTHERMISE I. ALL CAPACITANCE 2. ALL RESISTANCE 3. ALL RESISTORS A [4] FUTURE OPT [5] RESISTOR VALUE OHMS FOR US7, U	SPECFIED VALUES ARE IN MICROFARA VALUES ARE IN OHMS ARE .25W, 5% ION MAY RANGE FROM 100 TO 10 158 & US9	DS PI-PA USEC UI-UIE DI-DIE CRI CI-CBI CI-CBI SI-BB RI-RIC UI-US9	CE DESIGNATORS			RE (1810)	EAVI APPROVED €
_								03
с								c
_								-
	P1-73,76 <del>(</del>	412V		>P2,R3,P4-1		5P 1009 741800	ARES	
-	PI-3,4 ← 97,98	C4 + C18 22 35y − .047 5y c1 + C2 + C4-C10						
	PI-1,2 99,100← PI-73,74←		$\begin{array}{c} 31 \\ - \\ - \\ 3 \\ 2 \\ - \\ 3 \\ - \\ 3 \\ - \\ 3 \\ - \\ 3 \\ - \\ -$	→ P2,P3,P4-9,I 21,23,25,27,2 → P2,P3,P4-2	1, 73, 15, 17, 19, 9, 31, 33, 35, 37, 39			PROUTENTATI NOTES
^	SCO CONT 1 PARC NO PROCESS PROCESSE - FOR COMPLATC	NO ADDITIONAL CLASSIFICATION N TO SOVING SHOPPLITONE BLE 11 DRAWING 794		,	F600181         8117           I600182         8117           I600182         8107           I600183         8107           I600184         8107           I600185         8117           I600182         8117           I600182         8117           I600182         8117           I600182         8117           I600182         8117           I600183         8117           I600184         8117           I600185         8117           I600185         8117           I600185         8117           I600185         8117           I6017         81707           I6017         81707           I6017         81707  <		ARTS LIST CARTS LIST CARTS LIST CARTS LIST CARTS AND LIST SOLUTION CARTS AND LIST CARTS	OGIC 600179
	•	/	<b>b</b>	5 T	4 43	3	2	1

A- 2









# PARTS LIST

Symbol

# Description

C1 - C2 C3 - C4 C5 C5 - C31 CR1 DS1 - DS3 J1 - J17 Q1 R1 - R5 R6 - R8 R9 - R10 S1 - S3 U04 U05	Capacitor, Fixed, 68 MFD, 10 %, 15 V Capacitor, Fixed, 22 MFD, 10 %, 35 V Capacitor, Fixed, 68 MFD, 10 %, 15 V Capacitor, Fixed, .047 uF, +80 %, -20% Diode, 1N4002, 1 Amp, 100 PIV Rectifier Diode, LED Jumper Plug, Connector IC, Pos Volt Reg, UA7808C Resistor, Fixed, 1.0 kilohm, .25 W Resistor, Fixed, 330 ohm, .25 W Resistor, Fixed, 1.0 kilohm, .25 W Jumper Plug, 8-section, DIP IC, SN74LS240N, Line Drivers IC, SN74LS244N Line Drivers
006	IC, TMS 4033, Static Ram Memory
U07	IC, SN74LS125N
008	Network, SN74LS30N
U9	Network, SN74LS08N
U1 - U3	Network, SN74585N
	Network, SN/4LS/4N
	Network, SN (4505N
U 15 1116	Network, SN(4LS15IN
	Network, SN74LSOON
1118	Network, SN745360N
119	Network SN74LS10N
1120	Network, SN74LSO8N
U21	Network, SN74LS74N
U22	Network, SN74LS139N
023	Network, SN74LS74N
U24	Network, SN74LS139N
U25	Network, SN74LS74N
U26	Network, SN74LS139N
U27	IC, SN74LS244N Line Driver
U28	IC, SN74LS259N
U29	IC, SN74LS244N Line Driver
U30	IC, SN74LS259N
U3 1	IC, SN74LS244N Line Driver
U32	IC, SN74LS259N
U33	IC, SN74LS244N Line Driver
U34	IC, SN74LS259N
U35	IC, SN74LS244N Line Driver
U36	IC, SN74LS259N
U37 .	IC, SN74LS244N Line Driver
U38	IC, SN74LS259N
U39 - U44	Jumper Flug, 8-section, DIP
	Resistor, Fixed-Array, 4.7 Kilonm
046	Network, SN/4LS25IN
047	Resistor, Fixed-Array, 4.7 kilohm

Symbol

# Description

٩

U48	Network, SN74LS251N
U49	Resistor, Fixed-Array, 4.7 kilohm
U50	Network, SN74LS251N
U51	Resistor, Fixed-Array, 4.7 kilohm
U52	Network, SN74LS251N
U53	Resistor, Fixed-Array, 4.7 kilohm
054	Network, SN74LS251N
<b>U</b> 55	Resistor, Fixed-Array, 4.7 kilohm
U56	Network, SN74LS251N
U57 <b>-</b> U59	Network Resistor, 4700 ohms

#### INDEX

PAGE

# SUBJECT

ACTL Signal	4-5.	4-6			
Address Lines	2-2.	4-1			
ADIRCLR- Signal	4-4.	4-5			
ASEL Signal	4-2				
ASELIN- Signal	4-6				
ASELIN.H- Signal	<u>и_2</u>				
ASELIN.L- Signal	1-2				
ASELOUT Signal	4-2 1-5	11-6			
ASELOUT H- Signal	н_ <b>с</b> ,	4-0			
ASELOUT L- Signal	H-2				
BAS Signal	4-2 JI 0				
Block	1 1	27	28	2 0	<b>,</b> ,
Block Diagnam	1-1,	2-1,	2-0,	2-9,	5-5
Boolean Expressions	1-1,	1-0,	4		
Buffen	4= I 2 0				
Cable Connector	2-9				
Capie Configuration of Chinned	2-1				
Connectors	2-11				
	2-8				
	4-0				
Address Selection/Decode	4-1,	4-2,	4-3		
	2-2				
Base Address	2-1,	2-2,	3-3,	4-2	
Base Address Select Jumper/Switches	2-3				
Base Address Selection	2-1				
Hardware Base Address	2-3,	2-4			
Мар	3-2,	3-3			
Software Base Address	2-2				
CRUCLK Signal	4-2				
CRUIN Signal	4-6			,	
CRUOUT Signal	4-4,	4-6			
DIP Switch	2-1,	2-3			
Echo	1-1				
Edge Connectors	1-1,	2-7			
Eight Bit Block	4-2				
Example Programs					
Echoing Output Data	3-4				
Reading from Input Ports	3-4				
Write to and Read from the Flag Register	3_4				
Write, Echo, and Read to a Port	3-7				
Flag Register	2-5	2-10	3-3	<u>4 – 1</u>	4_7
H Block	2-6	2-7	5,5,	• • • •	1 1
Hardware Base Address	2 - 3	2_1			
High Block	2-8	<b>4</b> - 7			
Input/Output Latches and Buffers	1-6				
1/0 Bits	2-7	2_2			
I/O Reset	2-1,	J-J			
Input Buffers	2-3				
Input Latches	2-10 11_2				
Input/Dutput Latohes and Buffers	7-C				
Installation	7-0 2 1				
Invarian Duffan	2-1	•			
THACTOTHE DATTELE	<b>2-</b> 9				

Jumpers	2-1				
J1	2-5				
J2	2-5				
J3	2-5				
J4	2-5				
J5 – J10	2-5,	2-6			
J11 – J16	2-6				
J 15	4-6				
J 16	4-6				
J 17	2-7				
Jumper Connections as Shipped	2-11				
Jumper Options	2-5				
Jumper Platform	2-3				
Jumper Selections	2-5				
Jumper Settings	2-2				
L Block	2-6				
L Block Bits	2-7				
Low Block	2-8				
Module Dimensions	1-1,	1-3			
Non-inverting Output Socketed Buffers	2-9				
Operation	2-1				
Operation Temperature	1-1				
Output Block	2-5				
Output Buffer	2-5,	2-9,	2-10, 2	-11, 4-	6
Output Buffer Enable Circuitry	4-5				
Output Buffer Jumpers	2-6				
Output Disable Jumpers	2-4				
Output Drivers	1-1				
Output Latches	4-2				
Output Resistors	2-9				
Output Shunt Resistors	2-6				
P2, P3, P4	2-7				
Physical Characteristics	1-1				
Port	1-1,	2-2,	2-7, 2-	·8, 2-9,	3-3
Port A	2-4,	2-6,	2-8		
Port A Address	3-1				
Port Address	3-3				
Port Address Decoders	4-2				
Port Address Selection	2-1				
Port Address Switch/Jumper Assignments	2-2				
Port Address Switch/Jumper Settings as Shipped .	2-11				
Port/Output Disable Switch Settings as Shipped	2-11				
Port and Output Disable Switch/Jumpers	2-4				
Port B	2-6,	°2 <b>-</b> 8			
Port B Address	3-1				
Port Base Address	3-3	_			
Port C	2-6,	2-8			
Port C Address	3-1				
Port Connector Assignments	2-8				
Port Disable Switches	2-4				
Port LED	3-3				
Port Reset and Buffer Enable Logic	4-4				
Port Select Switch Banks	4-2				
Ports	2-1,	4-2			

Power Requirements 1-1
Principal Components 1-1, 1-4
Programmed Inputs 1-1
Programmed Outputs 1-1
Programming
Pull-up/Pull-down Output Resistors 2-6. 2-9. 2-10. 4-
Reset 3-3
Reset Enable 3-3
Reset Enable LEDs
RESET ENABLE Signal
Reset Logic Circuitry
Reset Operation
HESET- Signal
Resetting Ports with Software
$S_2 = 2 - 1 + 2$
sz 2_1 4_2
Samias Resistons $2-10$ $2-11$ $4-6$
Satting and Whiting to Output Ponts
Shunt Resistons $2-10$ $2-11$
Socket platform 2-1
Software Base address $2-3$
Software Resot
Specifications 1-1
Suitab and Jumpon Configurations as Shipped 2-1
Switch Positions 2-2
$Suritab S2 \qquad 2 1$
Suite Softing = 2.2 2
Switch Settings $\dots$ $7$
Switch/Jumper Number 8
Switch/Jumper Number 0 1 1
Temperature Requirements
Incory of Operation
VALID Signal
Voltage Regulator
wiring connections for Example 3.(.2 3-)