As you are now the owner of this document which should have come to you for free, please consider making a donation of $£ 1$ or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here https://blunham.com/Misc/Texas

Many thanks.
Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website https://blunham.com/, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (https://blunham.com/Misc/Texas). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

I put a lot of time into producing these files which is why you are met with this page when you open the file.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.
Colin Hinson
In the village of Blunham, Bedfordshire.

## Texas Instruments

## TM 990

## тM 990/U89 Microcomputer

## MICROPROCESSOR SERIES"

## 1. INTRODUCTION

1.1 General ..... 1-1
1.2 Manual Organization. ..... 1-1
1.3 General Specifications ..... 1-2
1.4 Glossary ..... 1-5
1.5 Applicable Documents ..... 1-7
2. INSTALLATION AND OPERATION
2.1 General ..... 2-1
2.2 Required Equipment ..... 2-1
2.3 Power Up Procedure ..... 2-1
2.4 Operation ..... 2-2
2.5 Keyboard ..... 2-2
2.5.1 Keyboard Description ..... 2-2
2.5.2 Keyboard Use ..... 2-2
2.5.3 Special Keys Description ..... 2-5
2.5.3.1 Shift ..... 2-5
2.5.3.2 Display Left ..... 2-5
2.5.3.3 Display Right ..... 2-5
2.5.3.4 External Terminal Use ..... 2-5
2.5.3.5 LOAD Switch ..... 2-6
2.6 L.E.D. Display ..... 2-8
2.7 Using Audio Cassette Interface (ACI) ..... 2-8
2.7.1 Recorder Considerations ..... 2-9
2.7.2 Example Operation ..... 2-10
3. UNIBUG MONITOR
3.1 General ..... 3-1
3.2 UNIBUG Commands ..... 3-1
3.3 Program Example ..... 3-2
3.3.1 Typewriter Program (T) ..... 3-5
3.3.2 Memory Inspect/Change (M) ..... 3-5
3.3.3 Assembler Execute (A) ..... 3-6
3.3.4 Assembler Execute with Current Symbol Table (B) ..... 3-6
3.3.5 CRU Inspect/Change (C) ..... 3-7
3.3.6 Dump Memory to Cassette (D) ..... 3-8
3.3.7 Execute to Breakpoint (E) ..... 3-9
3.3.8 Status Register Inspect/Change (F) ..... 3-10
3.3.9 Jump to Start of Expansion EPROM (J) ..... 3-10
3.3.10 Load Memory From Cassette (L) ..... 3-11
3.3.11 Program Counter Inspect/Change (P) ..... 3-11
3.3.12 Workspace Register Inspect/Change (R) ..... 3-12
3.3.13 Single Step (S) ..... 3-13
3.3.14 Workspace Pointer Inspect/Change (W) ..... 3-13
3.3.15 New Line Request (RET) ..... 3-14
3.3.16 Terminal Load/Dump Option (\$) ..... 3-14
3.4 User Accessible Utilities ..... 3-14
3.4.1 Write One Hexidecimal Character to Terminal (XOP 8) ..... 3-16
3.4.2 Read Hexadecimal Word from Terminal (XOP 9) ..... 3-16
3.4.3 Write Four Hexadecimal Characters to Terminal (XOP 10) ..... 3-17
3.4.4 Echo Character (XOP 11) ..... 3-17
3.4.5 Write One Character to Terminal (XOP 12). ..... 3-18
3.4.6 Read One Character from Terminal (XOP 13) ..... 3-18
3.4.7 Write Message to Terminal (XOP 14) ..... 3-19
3.5 UNIBUG Error Message ..... 3-19
4. SYMBOLIC ASSEMBLER
4.1 General ..... 4-1
4.2 Labels and Comments ..... 4-1
4.2.1 Labels ..... 4-1
4.2.2 Comments ..... 4-1
4.2.3 Use Dollar Sign to Indicate "At This Location" ..... 4-1
4.2.4 Expressions. ..... 4-2
4.2.5 Cancel Source Statement Being Input ..... 4-2
4.2.6 Translate Characters into ASCII Code Using Single Quotes. ..... 4-2
4.3 Assembler Action. ..... 4-2
4.4 Operation. ..... 4-3
4.4.1 Calling the Assembler ..... 4-3
4.4.2 Exiting to the Monitor ..... 4-3
4.5 Entering Instructions ..... 4-3
4.6 Errors ..... 4-6
4.7 Pseudo Instruction ..... 4-7
4.8 TM 990/U89 Symbolic Assembler Listing. ..... 4-7
4.8.1 Listing Format ..... 4-7
4.8.1.1 Location Counter ..... 4-8
4.8.1.2 Assembled Object Code ..... 4-8
4.8.1.3 Label Field. ..... 4-8
4.8.1.4 Op Code Field ..... 4-8
4.8.1.5 Operand Field ..... 4-8
4.8.1.6 Comment Field ..... 4-8
5. INSTRUCTION SET FOR THE TM 990/U89
5.1 General. ..... 5-1
5.2 User Memory. ..... 5-1
5.3 Hardware Registers ..... 5-2
5.3.1 Program Counter (PC) ..... 5-2
5.3.2 Workspace Pointer (WP) ..... 5-2
5.3.3 Status Register (ST) ..... 5-4
5.3.3.1 Logical Greater Than ..... 5-4
5.3.3.2 Arithmetic Greater Than. ..... 5-4
5.3.3.3 Equal ..... 5-4
5.3.3.4 Carry ..... 5-4
5.3.3.5 Overflow ..... 5-5
5.3.3.6 Odd Parity. ..... 5-5
5.3.3.7 Extended Operation. ..... 5-5
5.3.3.8 Status Bit Summary ..... 5-5
5.4 Software Registers ..... 5-5
5.5 Instruction Formats and Addressing Modes ..... 5-7
5.5.1 Addressing Modes ..... 5-12
5.5.1.1 Direct Register Addressing ( $\mathrm{T}=\mathrm{OO}_{2}$ ) ..... 5-12

PAGE
5.5.1.2 Indirect Register Addressing ( $\mathrm{T}=\mathrm{O}_{2}$ ) ..... 5-125.5.1.3 Indirect Register Autoincrement Address ( $\mathrm{T}=11_{2}$ ). 5-145.5.1.4 Symbolic Memory Addressing, Not Indexed ( $\mathrm{T}=1 \mathrm{O}_{2}$ ). $5-15$5.5.1.5 Symbolic Memory Addressing, Indexed ( $\mathrm{T}=10_{2}$ )..... 5-175.5.1.6 Immediate Addressing.................................... 5-18
5.5.1.7 Program Counter Relative Addressing ..... 5-18
5.6 Instructions ..... 5-18
5.6.1 Format 1 Instructions ..... 5-22
5.6.2 Format 2 Instructions ..... 5-24
5.6.2.1 Jump Instructions ..... 5-24
5.6.2.2 CRU Single-Bit Instructions ..... 5-26
5.6.3 Format 3/9 Instructions ..... 5-26
5.6.4 Format 4 (CRU Multibit) Instructions ..... 5-29
5.6.5 Format 5 (Shift) Instructions ..... 5-30
5.6.6 Format 6 Instructions ..... 5-31
5.6.7 Format 7 (RTWP, Control) Instructions ..... 5-34
5.6.8 Format 8 (Immediate, Internal Register Load/Store) ..... 5-36
5.6.8.1 Immediate Register Instructions ..... 5-36
5.6.8.2 Internal Register Load Immediate Instructions ..... 5-36
5.6.8.3 Internal Register Store Instructions ..... 5-36
5.6.9 Format 9 (XOP) Instruction ..... 5-38
5.7 Comparison of Jumps, Branches, and XOPs ..... 5-40
6. ASSEMBLER DIRECTIVES
6.1 General ..... 6-1
6.2 Directive Formats ..... 6-1
6.2.1 AORG Directive ..... 6-1
6.2.2 BSS Directive ..... 6-2
6.2.3 DATA Directive ..... 6-2
6.2.4 END Directive ..... 6-2
6.2.5 EQU Directive ..... 6-3
6.2.6 TEXT Directive ..... 6-3
7. I/O AND INTERRUPT PROGRAMMING USING THE CRU
7.1 General ..... 7-1
7.2 CRU Addressing ..... 7-2
7.2.1 CRU Hardware Base Address ..... 7-4
7.2.2 CRU Bit Address ..... 7-4
7.2.3 CRU Software Base Address ..... 7-4
7.3 CRU Timing ..... 7-5
7.4 CRU Instructions ..... 7-7
7.4.1 Single Bit CRU Operations ..... 7-7
7.4.2 Multiplt Bit CRU Operations ..... 7-11
7.5 I/O Programming with the TMS 9901 ..... 7-18
7.6 Programming the TMS 9901 Timer ..... 7-27
7.7 Programming the TMS 9901 for Interrupts ..... 7-28
8. THEORY OF OPERATION
8.1 Introduction. ..... 8-1
8.1.1 System Architecture ..... 8-1
8.2 System Buses ..... 8-1
8.2.1 Data Bus ..... 8-1
8.2.2 Address Bus ..... 8-3
8.2.3 CRU Bus ..... 8-3
8.2.4 Control Bus ..... 8-3
8.3 Processor ..... 8-4
8.3.1 Clock Oscillator ..... 8-4
8.3.2 External Instruction Decoding ..... 8-4
8.4 Interrupts ..... 8-8
8.5 Memory ..... 8-14
8.5.1 Memory Address Decoding ..... 8-14
8.5.2 Memory Expansion ..... 8-14
8.6 Input-Output ..... 8-18
8.6.1 User I/O Port ..... 8-18
8.6.2 System I/O Port ..... 8-20
8.6.2.1 Keyboard and Display Interface ..... 8-20
8.6.2.2 Audio Cassette Interface ..... 8-25
8.6.2.3 Sound Disk ..... 8-26
8.6.3 Serial Communications Port ..... 8-26
8.6.4 External I/O Port ..... 8-27
9. USER OPTIONS
9.1 Introduction ..... 9-1
9.2 Memory Options ..... 9-1
9.2.1 On-Board RAM Expansion ..... 9-1
9.2.2 On-Board EPROM, 1K Bytes ..... 9-1
9.2.3 On-Board EPROM, 2K Bytes ..... 9-1
9.2.4 On-Board EPROM, 4K Bytes ..... 9-3
9.2.5 Off-Board Memory Expansion ..... 9-3
9.3 Input-Output Options ..... 9-3
9.3.1 Asynchronous Communications, EIA ..... 9-3
9.3.2 Asynchronous Communications, TTY ..... 9-4
9.3.3 On-Board Cassette Relay ..... 9-4
9.3.4 Off-Board Cassete Relay ..... 9-4
9.3.5 Off-Board CPU Expansion ..... 9-5
9.3.6 On-Board LED Disconnection ..... 9-5
9.4 Processor Options ..... 9-6
9.4.1 Communication Interrupts ..... 9-6
9.4.2 System Clock Frequency ..... 9-6
10. TROUBLESHOOTING SUGGESTIONS
10.1 Introduction ..... 10-1
10.2 Troubleshooting Procedure ..... 10-1
10.2.1 Visual Checks ..... 10-1
10.2.2 Static Checks ..... 10-1
10.2.3 Dynamic Checks ..... 10-2

SCHEMATICS
MEMORY DATA SHEETS
ASCII CODE
BINARY, DECIMAL, AND HEXADECIMAL NUMBERING
TMS 9901 PROGRAMMABLE SYSTEMS INTERFACE
TMS 9902 ASYNCHRONOUS COMMUNICATIONS CONTROLLER DATA MANUAL
TMS 9980A/TMS 9981 MICROPROCESSOR DATA MANUAL
TMS 9900 FAMILY MACHINE CYCLES
DATA TERMINAL HOOKUP
I/O CABLES AND CONNECTORS
PARTS LIST FOR TM 990/U89 MICROCOMPUTER

## LIST OF ILLUSTRATIONS

FIGURE TITLE PAGE
1-1 Principal TM 990/U89 Components ..... 1-3
1-2 System Block Diagram ..... 1-4
2-1 Power Supply Hook Up ..... 2-1
2-2 Unshifted Key Code Designation ..... 2-3
2-3 Shifted Key Code Designation ..... 2-3
2-4 Power Up Initialization Flow Chart ..... 2-4
2-5 Display Left Operation ..... 2-5
2-6 Display Right Operation. ..... 2-5
2-7 External Terminal Hook Up ..... 2-6
2-8 Display Segment Designation ..... 2-8
2-9 ACI Connector Pins ..... 2-9
3-1 CRU Bits Inspected by C Command ..... 3-1
4-1 Listing and Source Statement Fields ..... 4-8
5-1 Memory Map ..... 5-2
5-2 TMS 9980A with RAM/ROM Memory ..... 5-3
5-3 Status Register ..... 5-4
5-4 Workspace Example ..... 5-7
5-5 TM 990/U89 Instruction Formats ..... 5-8
5-6 Direct Register Addressing Examples ..... 5-13
5-7 Indirect Register Addressing Examples ..... 5-14
5-8 Indirect Register Autoincrement Addressing Example ..... 5-15
5-9 Symbolic Memory Addressing Examples ..... 5-16
5-10 Symbolic Memory Addressing, Indexed Example ..... 5-17
5-11 BLWP Example ..... 5-34
5-12 XOP Example ..... 5-39
7-1 Typical Application TMS 9902 ACC ..... 7-1
7-2 Typical TMS 9901 Programable System Interface Application. ..... 7-2
7-3 CRU Base and Bit Address ..... 7-3
7-4 TMS 9980 CRU Interface Timing ..... 7-6
FIGURE TITLE PAGE
7-5 Addressing Onboard LEDs ..... 7-9
7-6 Connector P-5 Pin Assignments ..... 7-11
7-7 LDCR Word Transfer ..... 7-13
7-8 LDCR Byte Transfer ..... 7-13
7-9 STCR Word Transfer ..... 7-15
7-10 STCR Byte Transfer ..... 7-15
7-11 LDCR Word Transfer Example ..... 7-16
7-12 LDCR Example Program. ..... 7-17
7-13 LDCR Byte Transfer Example ..... 7-18
7-14 LDCR Word Execution to TMS 9901 ..... 7-21
7-15 LDCR Byte Execution to TMS 9901 ..... 7-22
7-16 STCR Word Execution to TMS 9901 ..... 7-23
7-17 STCR Byte Execution to TMS 9901 ..... 7-24
7-18 Test CRU Bits at TMS 9901 ..... 7-25
7-19 Set CRU Bit at TMS 9901 ..... 7-26
7-20 TMS 9901 Timer Example Program ..... 7-28
7-21 Interrupt Path ..... 7-28
7-22 Interrupt Example Program ..... 7-30
8-1 System Block Diagram ..... 8-2
8-2 TMS 9980A Internal Architecture ..... 8-5
8-3 TMS 9980A CPU Flow Chart ..... 8-6
8-4 TMS 9980A Signals ..... 8-7
8-5 External Instruction Decode ..... 8-7
8-6 Interrupt Signal Flow ..... 8-9
8-7 LOAD Interrupt Generator and Power-Up RESET Circuit ..... 8-11
8-8 Power-Up Sequence Timing ..... 8-12
8-9 LOAD Timing ..... 8-13
8-10 System Memory Map ..... 8-15
8-11 Memory Address Decoding ..... 8-16
8-12 Memory Partitioning Signals ..... 8-16
8-13 RAM READ Cycle Timing ..... 8-17
8-14 RAM WRITE Cycle Timing ..... 8-17
8-15 Expansion Data Bus Control Logic ..... 8-18
8-16 System CRU Map ..... 8-19
8-17 CRU Address Decoding Logic ..... 8-19
8-18 Keyboard and Display Interface Block Diagram ..... 8-21
8-19 Display Segment Designation ..... 8-21
8-20 Display Driver Circuitry ..... 8-23
8-21 Keyboard Interface ..... 8-24
8-22 Cassette WRITE Circuit ..... 8-25
8-23 Cassette READ Circuit ..... 8-26
8-24 External I/O Port. ..... 8-28
9-1 TM 990/U89 Board Layout ..... 9-1
10-1 Photo Interpretation Guide ..... 10-2
10-2 VC11 vs. RESET- ..... 10-3
10-3 CKIN vs. Clock Phase ø3- ..... 10-4
10-4 Clock Phase $\varnothing 3-$ vs. MEMEN-. ..... 10-4

## LIST OF ILLUSTRATIONS

10-5 Clock Phase ø3- vs. DBIN ..... 10-5
10-6 Clock Phase ф3- vs. IAQ ..... 10-5
10-7 Clock Phase ø3- vs. WE- ..... 10-6
10-8 Clock Phase ø3- vs. CRUCLK ..... 10-6
10-9 AUDIOIN vs. RDATA ..... 10-7
10-10 WDATA vs. AUDIO OUT ..... 10-7
LIST OF TABLES
TABLE TITLE PAGE
2-1 Power Supply Requirements ..... 2-1
2-2 Display Character Font ..... 2-7
2-3 Recorder and ACI Connections ..... 2-9
3-1 UNIBUG Commands ..... 3-1
3-2 Command Syntax Conventions ..... 3-2
3-3 User Accessible Utilities ..... 3-14
5-1 Status Bits Affected by Instructions ..... 5-6
5-2 Op Codes (Alphabetical) ..... 5-9
5-3 Op Codes by Format ..... 5-10
5-4 Instruction Description Terms ..... 5-18
5-5 Instruction Set, Alphabetical Index ..... 5-19
5-6 Instruction Set, Numerical Index ..... 5-21
5-7 Comparison of Jumps, Branches, XOPs ..... 5-40
7-1 CRU Address Map ..... 7-3
7-2 TMS 9901 CRU Select Bit Assignments ..... 7-20
7-3 Interrupt Function, Vector, and Mask Values ..... 7-29
7-4 Interrupt Vector Memory Map ..... 7-32
8-1 Control Bus Functions ..... 8-3
8-2 External Instruction Results ..... 8-8
8-3 TMS 9980A Interrupt Decoding. ..... 8-8
8-4 Interrupt Sources ..... 8-9
8-5 User Port I/O Map ..... 8-20
8-6 System Port I/O Map. ..... 8-22
8-7 Communications I/O Map ..... 8-27
9-1 List of Materials, Offboard Memory Expansion ..... 9-3
9-2 List of Materials, EIA Option ..... 9-3
9-3 List of Materials, TTY Option. ..... 9-4
9-4 LED Disconnection Modification ..... 9-6
9-5 Communications Interrupt Modification. ..... 9-6
9-6 List of Materials, System Frequency Modification. ..... 9-6
10-1 Supply Voltage Operational Limits ..... 10-2

## SECTION 1

### 1.1 GENERAL

The TM 990/U89 is a self-contained, single-board microcomputer system. It is intended for use as a learning aid in the instruction of microcomputer fundamentals, machine and assembly language programming, and microcomputer interfacing. It also demonstrates TMS 9900 family applications and advantages. Figure 1-1 shows the principal $T M$ 990/U89 components. The system's features include:

- TMS 9980A (MP9529) microprocessor
- 1024 bytes of random access memory (RAM) expandable on board to 2048 bytes (each byte contains 8 bits of data)
- 4096 bytes of read only memory (ROM) expandable on board to 6144 bytes
- 2 MHz crystal controlled clock
- Audio cassette interface
- 16 bit programmable I/O port and interrupt monitor (TMS 9901)
- 45-key alphanumeric keyboard
- Ten-digit, seven-segment L.E.D. type alphanumeric display
- Visual and acoustic indicators
- Resident system monitor and assembler
- Single step instruction execution

In addition to onboard memory expansion, two other system expansion options are available:

- A TMS 9902 asynchronous communications controller, and accompanying interface circuits for either RS-232-C or 20 mA current loop terminals can be added.
- The bus can be expanded by use of the Bus Interface.

Figure 1-2 shows the system architecture along with the user options.

### 1.2 MANUAL ORGANIZATION

This manual is organized as follows:

- Section 1 covers board specification and characteristics. A glossary in paragraph 1.4 explains terms used throughout the manual.
- Section 2 shows how to install, power up, and operate the TM 990/U89 microcomputer.
- Section 3 explains the UNIBUG monitor. UNIBUG commands, XOPs and error indicators are topics included.
- Section 4 is an introduction to the Symbolic Assembler used in the TM 990/U89.
- Section 5 covers the instruction set used with the TM 990/U89. Instruction formats and addressing modes are explained in detail.
- Section 6 covers assembler directives.
- Section 7 presents the fundamental concepts involved in I/O and interrupt programming. The Communications Register Unit (CRU) and two interface adaptors (TMS 9901 and TMS 9902) are described along with their programming techniques.
- Section 8 covers theory of operation including memory and I/O mapping, block diagram, and circuit descriptions.
- Section 9 provides the necessary information to utilize the available options and modify the system.
- Section 10 provides a very useful troubleshooting checklist and debugging hints. Both static and dynamic checks are given.


### 1.3 GENERAL SPECIFICATIONS

Power consumption (Typical):

|  |  | +5 V |
| :--- | :---: | :--- |
| 1024 | bytes RAM, 4096 bytes ROM | 595 mA |
| 2048 bytes RAM, 5120 bytes ROM | 701 mA | 76 mA |
| 2048 bytes RAM, 6144 bytes ROM | 696 mA | 121 mA |
| 202 mA | 36 mA |  |

Clock rate: 2 MHz
Baud rates (set by UNIBUG monitor): 110 baud and 300 baud
Memory size:
RAM (TMS 4014), 1024 bytes expandable on-board to 2048 bytes (Equivalent RAM is TMS 4045.)

ROM (TMS 4732), 4096 bytes expandable on-board to 6144 bytes.
Board dimensions: 8.15 by 11 inches ( 20.7 by 27.9 cm )


FIGURE 1-1. PRINCIPAL TM 990/U89 COMPONENTS


FIGURE 1-2. SYSTEM BLOCK DIAGRAM

The following are definitions of terms used with the TM 990/U89.
Absolute address: The actual memory address in quantity of bytes. Memory addressing is usually represented in hexadecimal from $0000{ }_{16}$ to $3 \mathrm{FFF}_{16}$ for the TM 990/U89.

Alphanumeric character: Letters, numbers, and associated symbols.
ASCII Code: A seven-bit code used to represent alphanumeric characters and control.

Assembler: Program that interprets assembly language source statement into object code.

Assembly Language: Mnemonics which can be interpreted by an assembler and translated into an object program.

Bit: The smallest part of a word; it has a value of either a 1 or 0 .
Breakpoint: Memory address where a program is intentionally halted. This is a program debugging tool.

Byte: Eight bits or half a word.
Carry: A carry occurs when the most-significant bit is carried out in an arithmetic operation (i.e., resultant cannot be contained in only 16 bits.).

Central Processing Unit (CPU): The "heart" of the computer: responsibilities include instruction access and interpretation, arithmetic functions, I/O memory access. The TMS 9980A (MP9529) is the CPU of the TM 990/U89.

Command Scanner: A given set of instructions in the UNIBUG monitor which takes the user's input from the terminal and searches a table for the proper code to execute.

Context Switch: Change in program execution environment, includes new program counter (PC) value and new workspace area.

CRU (Communications Register Unit): The TMS 9980A's general purpose, command-driven input/output interface. The CRU provides up to 2048 directly addressable input and output bits.

Effective Address: Memory address resulting from interpretation of an instruction, required for execution of that instruction.

EPROM: See Read Only Memory
Hexadecimal: Numerical notation in the base 16.
Immediate Addressing: An immediate or absolute value (16-bits) is part of the instruction (second word of instruction).

Indexed Addressing: The effective address is the sum of the contents of an index register and an absolute (or symbolic) address.

Indirect Addressing: The effective address is the contents of a register.
Interrupt: Context switch in which new workspace pointer (WP) and program counter (PC) values are obtained from one of four interrupt traps in memory addresses 000016 to $001216^{\circ}$

1/O: The input/output lines are the signals which connect an external device to the data lines of the TMS 9980A.

Least Significant Bit (LSB): Bit having the smallest value in a byte or word (smallest power of base 2); represented by the right-most bit.

Link: The process by which two or more object code modules are combined into one, with cross-referenced label address locations being resolved.

Loader: Program that places one or more absolute or relocatable object programs into memory.

Machine Language: Binary code that can be interpreted by the CPU.
Monitor: A program that assists in the real-time aspects of program execution such as operator command interpretation and supervisor call execution. Sometimes called supervisor.

Most Significant Bit (MSB): Bit having the most value in a byte or word; the left-most bit representing the highest power of base 2. This bit is sometimes used to show sign with a 1 indicating negative and a 0 indicating positive.

Object Program: The hexadecimal interpretations of source code output by an assembler program. This is the code executed when loaded into memory.

One's Complement: Binary representation of a number in which the negative of a number is the complement or inverse of the positive number (all ones become zeroes, vice versa). The MSB is one for negative numbers and zero for positive., Two representations exist for zero: all ones or all zeroes.

Op Code: Binary operation code interpreted by the CPU to execute an instruction.

Overflow: An overflow occurs when the result of an arithmetic operation cannot be represented in two's complement (i.e., in 15 bits plus sign bit).

Parity: Means for checking validity of a series of bits, usually a byte. Odd parity means an odd number of one bits; even parity means an even number of one bits. A parity bit is set to make all bytes conform to the selected parity. If the parity is not as anticipated, an error flag can be set by software. The parity jump instruction can be used to determine parity.

Program Counter (PC): Hardware register that points to the next instruction to be executed or next word to be interpreted.

PROM: See Read Only Memory.
Random Access Memory (RAM): Memory that can be written to as well as read from (vs. ROM).

Read Only Memory (ROM): Memory that can only be read from (can't change contents). Some can be programmed (PROM) using a PROM programmer. Some PROMs can be erased (EPROMs) by exposure to ultraviolet light.

Source Program: Programs written in mnemonics that can be translated into machine language (by an assembler).

Status Register (ST): Hardware register that reflects the outcome of a previous instruction and the current interrupt mask.

Supervisor: See Monitor.
Utilities: A unique set of instructions used by different parts of the program to perform the same function. In the case of UNIBUG, the utilities are the I/O XOP's.

Word: Sixteen bits or two bytes.
Workspace Register Area: Sixteen words, designated registers 0 to 15, located in RAM for use by the executing program.

Workspace Pointer (WP): Hardware register that contains the memory address of the beginning (register 0 ) of the workspace area.

### 1.5 APPLICABLE DOCUMENTS

The following is a list of documents that provide supplementary information for the TM 990/U89 user.

- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communication Controller (Data Manual)
- TMS 9980A/TMS 9981 Microprocessor Data Manual
- TMS 9900 Family System Development Manual.


### 2.1 GENERAL

This section covers power supply requirements, power up procedure, operation (keyboard and display), and use of the audio cassette interface.

### 2.2 REQUIRED EQUIPMENT

- TM 990/U89 University Board
- Suitable power supply such as TM 990/519

An equivalent power supply capable of meeting the requirements given in Table 2-1 may be used.

TABLE 2-1. POWER SUPPLY REQUIREMENTS

| Voltage | Regulation | Current |
| :---: | :---: | :---: |
| +5 V | $+/-5 \%$ | 1.787 A |
| +12 V | $+/-5 \%$ | 0.214 A |
| -12 V | $+/-5 \%$ | 0.155 A |

### 2.3 POWER UP PROCEDURE

Figure 2-1 shows how to connect voltage to the TM 990/U89 board. A cable is supplied which directly facilitates connection of the TM 990/U89 to a TM $990 / 519$ power supply. The connections on each end are positively keyed and prohibit misconnection of the power supply. Also, since the connectors are identical and this cable is wired "one for one", either end may be connected to the TM 990/U89 or the TM 990/519.


When using a power supply other than the TM 990/519, the user should remove one connector from the cable and attach the proper connector or plugs for the power supply to be used. The power cable conductors are color coded as follows:

$$
\begin{array}{rr}
+5 \mathrm{~V} \text { - Red } & -12 \mathrm{~V} \text { - Green } \\
+12 \mathrm{~V} \text { - White } & \text { Ground - Black }
\end{array}
$$

## NOTE

It is advisable to check the connections from the TM 990/U89 to the power supply output terminals with an ohmmeter before applying power.

## CAUTION

1. Avoid applying incorrect voltage levels to the TM 990/U89. Texas Instruments assumes no responsibility for damage caused by improper wiring or voltage application by the the user.
2. Do not operate the TM 990/U89 board on metal or other conductive surfaces without the use of a protective insulator between the two.

### 2.4 OPERATION

1. Verify that all wiring has been correctly connected.
2. Apply power to board.
3. The TM $990 / 089$ has a power up load feature. The system initialization routine performs a self-check operation on the major system components and indicates a successful self-check completion by displaying "CPU READY" in the display.

### 2.5 KEYBOARD

### 2.5.1 Keyboard Description

The keyboard consists of 45 keys. Figure $2-2$ and Figure $2-3$ show the unshifted and shifted key code designations respectively. Keys are shifted when the SHIFT key is depressed; while in this mode, the shift L.E.D. will illuminate. The keyboard becomes unshifted as soon as any key is pressed with the exception of DISPLAY RIGHT $(\rightarrow$ ) or DISPLAY LEFT $(\leftarrow D)$.

### 2.5.2 Keyboard Use

The keyboard is used to enter commands and data to the microprocessor. The TM 990/U89 will energize in a power up LOAD state and the display will show CPU READY. At this point the microprocessor will wait for one character to be input. If the character is alphabetic or numeric, the TM $990 / \mathrm{U} 9 \mathrm{~g}$ will be configured to receive data from an external terminal (assuming that the User 1/O and Interrupt Port modifications have been made as described in Section 4). Section 2.5.3.4 describes the use of an external terminal. If the RETURN (ket) key is pressed, the microprocessor is configured to accept data from the keyboard. The display will show a question mark indicating that the command scanner is available to interpret keyboard inputs. A flowchart covering power up initialization is given in Figure 2-4.

| $\begin{gathered} \leftarrow \mathrm{D} \\ \mathrm{DC1} \end{gathered}$ | ETB | CAN | EM |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DC2 | DC3 | DC4 | NAK |
| FF | CR | SO | S1 | DLE |
| BEL | BS | HT | LF | VT |
| STX | ETX | EOT | ENO | ACK |
|  | " | \# | ESC | SOH |
|  | ; | : | $?$ | $!$ |
|  | ) | 1 | \% | $\wedge$ |
|  | * | , | = |  |
|  | I" |  |  |  |

FIGURE 2-2. UNSHIFTED KEY CODE DESIGNATION


FIGURE 2-3. SHIFTED KEY CODE DESIGNATION

$$
2-3
$$



FIGURE 2-4. POWER UP INITIALIZATION FLOW CHART

### 2.5.3.1 Shift

The SHIFT key carries out the same function as that carried out by the shift key on a typewriter: it invokes a secondary definition for each key on the keyboard. The shift indicator L.E.D. (shown in Figure 1-1) will be activated to indicate that the shift mode has been entered. The shift mode may be exited by pressing any key except DISPLAY RIGHT or DISPLAY LEFT.

### 2.5.3.2 Display Left ( $-D$ )

The display LEFT key shifts the field of view of the display to the left six character positions in the display buffer. This key does not change the contents of the display buffer. Figure 2-5 illustrates the operation of this key.


FIGURE 2-5. DISPLAY LEFT OPERATION
2.5.3.3 Display Right $(\rightarrow$ D)

The DISPLAY RIGHT key shifts the field of view of the display to the right six character positions in the display buffer. This key does not change the contents of the display buffer. Figure 2-6 illustrates the operation of this key.


FIGURE 2-6. DISPLAY RIGHT OPERATION

### 2.5.3.4 External Terminal Use

The receipt of an alphabetic or numeric character when "CPU READY" is displayed will cause the TM 990/U89 to be configured for communication with the optional TMS 9902 Serial Communications Controller and transfers control to the remainder of the system monitor (see Figure 2-4).

EXAMPLE: Using the TM 990/U89 with and External Terminal*

[^0]1. Plug in the cable from the terminal to connector P 3 on the $\mathrm{TM} 990 / \mathrm{U} 9$ (see Figure 2-7).
2. Connect the power supply cable from the $\mathrm{TM} 990 / \mathrm{U} 9$ power pins to the TM 990/519 power supply.


FIGURE 2-7. EXTERNAL TERMINAL HOOK UP
3. Apply power to the system.

- Turn terminal power on.
- Place terminal ON LINE.
- Turn power supply on.

4. The TM 990/U89 will energize in a power up LOAD state and the display will show CPU READY.
5. For communications at 110 baud ( 10 characters per second) press a numeric key (0 through 9) on the TM 990/U89. For communications at 300 baud ( 30 char $/ \mathrm{sec}$ ) press an alphabetic key (A through Z).
6. UNIBUG prints a "?" prompt. The terminal is now ready for use.

### 2.5.3.5 LOAD Switch

The load switch (S1) activates circuitry on the board which generates a non-maskable load interrupt to the processor. Activating the load switch causes the processor to discontinue execution of the current program and pass control to the UNIBUG monitor. Load switch activation does not alter the contents of user memory.

Since the processor cannot ignore the load stimulus, the load switch provides the user with ultimate control over processor actions. Should program control ever be lost (e.g., if the processor gets caught in an infinite loop) pressing LOAD forces control back to UNIBUG where the user can enter commands and direct system operation.

| ASCII CHARACTER | $\begin{aligned} & \text { DISPLAY } \\ & \text { CHARACTER } \end{aligned}$ | SEGMENTS <br> ILLUMINATED | ASCII CHARACTER | DISPLAY CHARACTER | SEGMENTS illuminated |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 7 | $a, b, c, e, f$ | 6 | $\underline{\square}$ | $a, c, d, e, f, g$ |
| B | － | $c, d, e, f, g$ | 7 | － | $a, b, c$ |
| C | － | a，d，e，f | 8 | － | $a, b, c, d, e, f, g$ |
| D | －1 | b，c，d，e，g | 9 | $\square$ | $a, b, c, d, f, g$ |
| E | － | a，d，e，f，g | 0 | I | $a, b, c, d, e, f$ |
| F | $F$ | a，e，f，g | SPACE |  | （none） |
| G | 1 | $\mathrm{a}, \mathrm{c}, \mathrm{d}, \mathrm{e}, \mathrm{f}$ | ${ }^{\text {a }}$ | $\underline{\square}$ | $a, b, d, e, f, g$ |
| H | H | b，c，e，f，g | \＄ | －1． | $a, c, d, \dot{f}, p$ |
| I | 1 | c | ＊ |  | b，c，g，p |
| $J$ | 1 | b，c，d，e | 1 |  | $b$ |
| K | 1－1 | b，e，f，g | ＞ |  | a，b |
| L | 1 | d，e，f | ＋ | $-$ | b，c，g |
| M | 17 | $a, c, e, g$ | － | － | g |
| N | 17 | c，e，g | $($ | L | d，e，g |
| 0 | $\square$ | $c, d, e, g$ | ） | － | c，d，g |
| P | $\square$ | $\mathrm{a}, \mathrm{b}, \mathrm{e}, \mathrm{f}, \mathrm{g}$ | \％ | $\Gamma^{1}$ | $b, e, g, p$ |
| Q | $\square$ | $a, b, c, f, g$ | ／ | $1^{-1}$ | b，e，g |
| R | － | e，g | ＝ | 三 | d，g |
| S | 1 | a，c，d，f | $\wedge$ | $\Gamma$ | a，b，f |
| T | E | d，e，f，g | $<$ | ■ | a，f，g |
| U | L＇ | a，c，d，e，f | ， | － | d，p |
| V | $\stackrel{ }{=}$ | b．d．f．g | － | － | p |
| W | $\square$ | a，c，d，e | ； | $\ldots$ | $\mathrm{c}, \mathrm{d}, \mathrm{p}$ |
| $X$ | 二 | a，d，g | ： | － | c，p |
| Y | $\underline{\square}$ | $b, c, d, f, g$ | ？ | $1^{-}$ | $a, b, e, g, p$ |
| Z | 1 | $a, b, d, e$ | ！ |  | $b, c, p$ |
| 1 | ＋ | b，c | －－ |  | d |
| 2 | 巨 | a，b，d，e，g | 11 | 11 | $\mathrm{b}, \mathrm{f}$ |
| 3 | － | a，b，c，d，g | \＃ | コ | $b, c, d, g$ |
| 4 | － | b，c，f，g |  |  |  |
| 5 | $\square$ | $a, c, d, f, g$ |  |  |  |

### 2.6 L.E.D. DISPLAY

The display is a ten-digit, seven-segment L.E.D. type. It is used to display data, instructions, and error messages. The display segment designation is given in Figure 2-8. Table 2-2 shows display character font. The font gives the ASCII character, the display character, and the segments illuminated.


FIGURE 2-8. DISPLAY SEGMENT DESIGNATION

### 2.7 USING AUDIO CASSETTE INTERFACE (ACI)

An audio cassette reader can be used as a storage medium for programs used with the TM 990/U89. The TM 990/U89 provides audio cassette interface circuitry and optional user installed recorder control circuitry. The ACI theory of operation is covered in Section 8.

The TM 990/U89 monitor provides two commands for use with a recorder. These commands are the L (load memory from cassette) and D (dump memory to cassette). Following entry of the $L$ command, software will activate the monitor control bit and begin looking for data from the audio cassette interface. Software will synchronize the data, convert the data into proper digital format, and deposit the data in memory. After the data is loaded, the motor control bit is deactivated and the module identifier displayed. After entry of the D command and the parameters, the monitor will respond with READY and wait for a "Y" (yes) input from the keyboard. Upon receipt of the "Y" ready acknowledgement, the motor control bit is activated and an appropriate time allowed for the cassette deck to reach operating speed. Memory will be dumped from the start address to the stop address in TM 990 object record format. Following completion of the memory jump, the motor control bit will be activated. The syntax and description for these commands is given in Section 3 .

Figure 2-9 shows the location of the pins for audio in, audio out, and motor control.


P2-1 MOTOR B( $=1$
P2-2 AUDIO OUTPUT GROUND ( $\overline{=}$
P2.3 AUDIO INPUT GROUND $(\rightleftharpoons)$
P2-4 MOTOR A
P2-5 AUDIO OUTPUT
P2-6 AUDIO INPUT

FIGURE 2-9. ACI CONNECTOR PINS

### 2.7.1 Recorder Considerations

In order to use the audio cassette efficiently, several other aspects relevant to the recorder need further comment. These topics include:

- Cable hook up
- Volume and tone control positions
- Tape position
- Digital tape counter


## CAUTION

The TM 990/U89 audio cassette interface is not compatible with certain models of audio cassette decks. Units with automatic level control tend to be hard to make work; therefore, units with manual control are recommended. Reliable operation is only warranted with the following audio cassette models:

```
General Electric 3-5121B
Panasonic RQ-413 AS
Realistic CTR-40
Realistic CTR-41
Sears Model No. 799-21683700
Shar p RD610
```

A Panasonic Model RQ-413AS tape recorder will be used for illustrative purposes. Table 2-3 provides a listing of the connections that are needed between the TM $990 / \mathrm{J89}$ and the recorder.

TABLE 2-3. RECORDER AND ACI CONNECTIONS

| Recorder | P2 Connections |
| :---: | :---: |
| Auxiliary Input | P2-5 (Audio Output) and P2-2 (Ground) |
| Earphone Output | P2-6 (Audio Input) and P2-3 (Ground) |

The volume control should be set to approximately 80 percent of maximum and the tone control to mid-point.

The tape should be turned to the desired place on the tape where the recording is to be made and the initial value of the digital tape counter noted. After a "dump operation" is completed, the final reading of the digital tape counter should also be recorded. In this manner a number of programs may be stored and located on a single tape.

This example will provide a step-by-step approach to using the audio cassette interface. It is assumed that the optional cassette control relay has not been installed.

NOTE

If the relay circuitry is installed, a cable will be required between the remote input on the recorder to P2-4 (Motor A) and P2-1 (Motor B). This will allow the processor to start and stop the recorder. It should be noted at this time that this cable would have to be unplugged from the remote input for rewind operations.

## Procedure:

1. Initial Set Up
a. Make the necessary connections between the recorder and P2 as given in Table 2-3. Do not make any connections to the remote input on the recorder.
b. Apply power to the TM 990/U89 and the recorder.
c. Enter the example program given in Section 3.3 into memory. Examine memory to ensure that the program has been accurately entered.
d. After inserting the cassette, position the tape to the desired starting place for the recording. If the desired starting place is the beginning of the tape (after allowing for the tape leader), reset the digital tape counter to 000 prior to recording.
e. Set the volume and tone controls to 80 percent and 50 percent respectively.
2. Dump Routine

The D command will be used to dump memory from the "start address" to the "stop address." The "entry address" is the address in memory where it is desired to begin program execution. In this case the proper syntax (see Section 3.3.6) for the D command is as follows:

$$
\mathrm{D} 200<\mathrm{T} 2>20 \mathrm{E}<\mathrm{T} 2>200<\mathrm{T} 2>\text { IDT }=\text { EXAMPLE < T } 1>\text { READY? < Y > }
$$

After entering the $D$ command, the monitor will respond with READY and wait for a $Y$ (yes) keyboard entry indicating that the receiving device is ready. This allows the user to check recorder controls and tape position and the like before proceeding with the dump. If the recorder is set up correctly, press the RECORD button and then enter a $Y$ on the keyboard to execute the D command. An appropriate time is allowed for the recorder to reach operating speed as indicated by a count down on the sound disc and LEDs CRO-CR3. In a similar fashion, the sound disc and the LEDs will signal when the dump has been completed.

If the user wants to expedite the dump sequence, two astericks can be used following the IDT tag. Example: IDT $=$ **EXAMPL could be inserted in the syntax above to reduce the dump time.
3. Load Routine
a. In order to verify that the program can be properly loaded back into memory, change the contents of M.A. 0200 to 020 E to zeros.
b. Rewind the tape to the dump starting position as indicated by the digital tape counter - in this case reading 000.
c. Enter the L command on the TM 990/U89 keyboard. CR6 (FWD LED) will light indicating that the processor is now ready for the recorder to be turned on.
d. Depress the PLAY button on the recorder. The SHIFT LED will go on and off while data transfer is occurring. LEDs CRO-CR3 and the sound disk will signal the end of the load routine.
e. When the FWD indicator extinguishes, stop the recorder.
4. Check Out Routine
a. The display on the TM 990/U89 should display the name identifying the program. In this case, EXAMPLE should be displayed.
b. Use the M command to inspect memory locations M.A. 0200 to M.A. 020E and verify that the contents are correct.
c. The program counter has been loaded with the starting address of the program: the program is now ready to be executed.

## UNIBUG MONITOR

### 3.1 GENERAL

A monitor is a program that implements the UNIBUG commands and subroutines. A command specifies the operation that is to be performed (example: Memory Inspect/Change). A subroutine is a program that carries out a specific task (example: typewriter program configures the TM 990/U89 so that the keyboard acts as a typewriter keyboard). The monitor used in the TM 990/U89 provides sixteen commands and seven subroutines.

The commands and subroutines available in the TM 990/U89 reside in a TMS 4732 ROM (board socket U33). This section provides a description of the commands and subroutines available in the monitor.

### 3.2 UNIBUG COMMANDS

The 16 UNIBUG commands are given in Table 3-1. The following paragraphs will give the syntax and description for each command along with examples involving most of the commands. Conventions used to define command syntax are listed in Table 3-2.

TABLE 3-1. UNIBUG COMMANDS*

| INPUT | RESULTS | PARAGRAPH |
| :---: | :---: | :---: |
| A | Assembler Execute | $3 \cdot 3 \cdot 3$ |
| B | Assembler Execute With Current Symbol Table | 3.3 .4 |
| C | CRU Inspect/Change | $3 \cdot 3 \cdot 5$ |
| D | Dump Memory to Cassette | $3 \cdot 3.6$ |
| E | Execute to Breakpoint | $3 \cdot 3 \cdot 7$ |
| F | Status Register Inspect/Change | 3.3 .8 |
| J | Jump to EPROM | $3 \cdot 3 \cdot 9$ |
| L | Load Memory from Cassette | 3.3.10 |
| M | Memory Inspect/Change | 3.3 .2 |
| P | Program Counter Inspect/Change | 3.3.11 |
| R | Workspace Register Inspect/Change | 3.3.12 |
| S | Single Step | 3.3.13 |
| T | "Typewriter" Program | 3.3.1 |
| W | Workspace Pointer Inspect/Change | 3.3.14 |
| Ret | New Line Request | 3.3.15 |
| \$ | Terminal Load/Dump Option | 3.3.16 |

* To return to the Monitor, use the Load Switch.

TABLE 3-2. COMMAND SYNTAX CONVENTIONS

| Convention <br> Symbol | Explanation |
| :---: | :--- |
| $<>$ | Required items to be supplied by the user |
| $[\mathrm{l}$ | Optional items to be supplied by the user |
| (Ret) | Return |
| T1 | Space |
| T2 | Space or comma |
| T3 | Space, comma, or return |
| LF | Line Feed |
| R or Rn | Register (n = 0 to 15) |
| WP | Current User Workspace Pointer contents |
| PC | Current User Program Counter contents |
| ST | Current User Status Register contents |

NOTE
Except where indicated otherwise, no space is necessary between the parts of these commands. All numeric input is assumed to be hexidecimal; the last four digits input will be the value used. Thus a mistaken numerical input can be corrected by merely making the last four digits the correct value. If fewer than four digits are input, they are right justified with leading zeros.

Prior to discussing the aforementioned commands, an example program will be given. The example program serves as an aid to developing an understanding of command operations.

### 3.3 PROGRAM EXAMPLE

a. Problem:

Write a program that will add 3310 and 1510 and display the answer.
b. Program Solution:

LWPI $>0300$ Load immediate to workspace pointer.
LI $\quad 0,33 \quad$ Load RO with first number ( 3310 )
LI 1,15 Load R1 with second number ( 15 10)
$\begin{array}{lll}\text { A } & 1,0 & \text { Add, answer in Ro (memory address } 30016\end{array}$
$X O P \quad 0,10$
$\mathrm{XOP} \quad 1,13$
Display contents of RO
Turn display on
c. $\underset{\substack{\text { Program } \\ \text { LWPI }}}{\text { PW00 }}$

| LI | 0,33 | 0204 | 0200 |
| :--- | :--- | :--- | :--- |
|  |  | 0206 | 0021 |
| LI | 1,15 | 0208 | 0201 |
|  |  | 020 A | 000 F |
| A | 0,0 | 020 C | A001 |
| XOP | 1,13 | 020 E | 2 E 80 |
| XOP |  | 0210 | $2 F 41$ |
| IDLE | 0212 | 0340 |  |

d. To enter the previous program:

1. Apply power to the $\mathrm{TM} 990 / \mathrm{U} 9$
2. The TM 990/U89 will energize in a power up LOAD state and the display will show CPU READY.

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | CPU READY |  |
| (Ret) |  |  |
|  | ? | UNIBUG conmands can be entered now |
| M |  | Memory Inspect/Change |
|  | ? M |  |
| 200 |  | M.A. 0200 |
|  | ?M 200 |  |
| (Ret) |  |  |
|  | $0200=\mathrm{XXXX}_{\ldots}$ | Current Contents M.A. 0200 |
| 02E0 |  | Enter New Contents |
|  | XXXX 02E0 |  |
| (Sp) |  | Advance to Next M.A. |
|  | 0202 = XXXX | Current Contents M.A. 0202 |
| 0300 |  | Enter New Contents |
|  | 0202 0300_ |  |
| (Sp) |  |  |
|  | 0204 = XXXX_ |  |
| 0200 |  |  |
|  | XXXX 0200 |  |
| (Sp) |  |  |
|  | 0206 = XXXX_ |  |
| 0021 |  |  |
|  | XXXX 0021_ |  |
| (Sp) |  |  |
|  | 0208 = XXXX_ |  |
| 0201 |  |  |
|  | XXXX 0201_ |  |
| (Sp) |  |  |
|  | 020A $=$ XXXX_ |  |
| 000F |  |  |
|  | XXXX 000F_ |  |
| (Sp) |  |  |
|  | 020C = XXXX_ |  |
| A001 |  |  |
|  | XXXX A001_ |  |
| (Sp) |  |  |
|  | 020E $=$ XXXX |  |
| 2 E 80 |  |  |
|  | XXXX 2E80 |  |
| (Sp) |  |  |
|  | $0210=\mathrm{XXXX}$ |  |
| 2F41 |  | The entire program has been |
|  | XXXX 2 F 41 | entered at this point |

e. Now that the example program has been entered, it will be examined for errors prior to executing it. To examine the previous program:

| $\frac{\text { ENTER }}{(\operatorname{Ret})}$ | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | ? |  |
| M |  | Memory Inspect/Change |
|  | ? M |  |
| 200 |  | Program Starting M.A. |
|  | ?M 200 |  |
| (Ret) |  |  |
| (Sp) | $0200=02 \mathrm{EO}$ | Data is Correct (DIC) |
|  | $0202=0300$ | DIC |
| (Sp) |  |  |
|  | $0204=0200$ | DIC |
|  | $0206=0021$ | DIC |
| (Sp) |  |  |
|  | $0208=0201 \_$ | DIC |
| (Sp) |  |  |
|  | 020A $=000 \mathrm{~F}_{-}$ | DIC |
| (Sp) | $020 \mathrm{C}=\mathrm{A} 001$ | DIC |
| (Sp) |  |  |
|  | 020E $=2 \mathrm{E} 80$ | DIC |
| (Sp) | $0210=2 \mathrm{~F} 41$ | DIC |

If an error is found at any M.A., simply enter the correct data and proceed to the next M.A.

Now that the sample program has been presented and the proper method for entering and examining a program given, the method for executing the previous program will be given.
f. To execute the previous program:

1. Set the program counter using the $P$ command to the starting address of the program ( 0200 in this case). Use the $E$ command without breakpoint to execute the program. Reset via LOAD switch to return to the Monitor.

| ENTER | DISPLAY | COMMENTS |
| :--- | :--- | :--- |
| (Ret) | $?$ |  |
| $P$ | ? |  |
| 0200 | PXXX 0200 | Current PC value <br> Set PC to 0200 |
| E | ? |  |
| (Ret) | 0030 |  |

### 3.3.1 Typewriter Program (T)

Syntax

## T

Description
Each time the $T$ command is entered, a subroutine called the "Typewriter" program is called up. This program allows the user to use they keyboard as a typewriter and insert a string of characters in the display buffer. This program is quite useful in familiarizing the user with the characters produced at the display (see Table 2-1).

EXAMPLE:

| ENTER | DISPLAY | COMMENTS |
| :--- | :--- | :--- |
| (LOAD) | CPU READY | Initialize System |
| (Ret) | $?$ | Provides entry into command <br> scanner |
| T | ?T | Call "Typewriter" program |
| A | ?T A_ | Character A displayed |
| B | ?T AB | Character B is added to <br> display |

### 3.3.2 Memory Inspect/Change (M)

## Syntax

M [address]<T3>

## Description

Memory inspect/change "opens" the memory location specified, displays it, and gives the option of changing the data in the location. If a memory location is not specified, the default of 000016 is used. The termination character causes the following:

- If a return, control is returned to the command scanner.
- If a space, the next memory location is opened and displayed.
- If a minus sign, the previous memory location is opened and displayed.

If a hexidecimal value is entered before the termination character, the displayed memory location is updated to the value entered. The last four digits input will be the value used; thus a mistaken numerical input can be corrected by merely making the last four digits the correct value. If fewer than four digits are input, they are right justified. The following example checks memory for the program loaded in paragraph 3.3(d).

EXAMPLE:

| ENTER | DISPLAY | $\begin{array}{l}\text { COMMENTS } \\ \text { (LOAD) }\end{array}$ |
| :--- | :--- | :--- |
| (Het) | CPU READY_ | $\begin{array}{l}\text { Initialize System }\end{array}$ |
| Mrovides entry into Command |  |  |
| Monitor |  |  |\(\left.] \begin{array}{l}Memory Inspect/Change <br>


Command\end{array}\right]\)| Memory address (M.A.) 0200 |
| :--- |
| entered |

3.3.3 Assembler Execute (A)

## Syntax

A [address]<T3>
Description
After entry of the "A" command, the monitor passes program control to the resident Symbolic Assembler. The assembler's symbol table is cleared. The Symbolic Assembler is covered in Section 4.
3.3.4 Assembler Execute with Current Symbol Table (B)

## Syntax

B [address]<T3>
Description
After entry of "B" command, the monitor passes program control to the Symbolic Assembler. The previous symbol table is kept, allowing the user to resume assembly of a program after exiting the assembler. The Symbolic Assembler is covered in Section 4.

### 3.3.5 CRU Inspect/Change (C)

## Syntax

$\mathrm{C}[$ CRU R12 address] <T2>[No. of CRU bits]<T3>

## Definition

The CRU inspect/change monitor command is used to inspect/change the contents of the Communication Register Unit (CRU). The CRU inspect/change monitor command displays from 1 to 16 CRU bits, right justified. The command syntax includes the CRU base address and the number of CRU bits to be displayed. The CRU base address is the 16 -bit contents of R12. The user must use 2 x CRU bit address desired to obtain data about CRU bits. As an example, assume that seven CRU bits beginning with CRU bit 8016 are requested. If either the CRU R12 address or the number of CRU bits is not specified, the default values of 000016 and 16 bits are used respectively.


FIGURE 3-1. CRU BITS INSPECTED BY C COMMAND

## EXAMPLES:

1. Examine eight CRU input bits. CRU base address is $20{ }_{16}$.

## ENTER DISPLAY COMMENTS

(LOAD)
CPU READY
(Ret)

$$
?
$$

C

## ?C

20,8
(Ret)

$$
\text { ?C } 20,8
$$

$0020=00 \mathrm{FO} \quad$ Eight CRU bits $=\mathrm{FO}$
2. Set value of eight CRU output bits at CRU base address 20 16; new value is $021^{\circ}$

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | ? |  |
| C |  |  |
|  | ? C |  |
| 20,8 |  |  |
|  | ?C 20,8 |  |
| (Ret) |  |  |
|  | $0020=00 \mathrm{FO}$ | Previous value $=$ F0 |
| 2 |  | Enter new value |
| (Ret) | $20=00 \mathrm{FO} 2$ |  |
| C | ? | Check to see if new value entered |
|  | ? ${ }^{\text {c }}$ |  |
|  | ?C 20,8 |  |
| (Ret) | $0020=0002$ | New value $=02$ |

### 3.3.6 Dump Memory To Cassette (D)

Syntax


Description
The D command allows a program to be stored on Audio Cassette Tape. Memory is dumped from "start address" to "stop address." "Entry address" is the address in memory where it is desired to begin program execution. After entering a space or comma following the entry address, the monitor responds with an "IDT=" prompt asking for an input of up to eight characters that will identify the program. After entering the $D$ command, the monitor will respond with "READY" and wait for a $Y$ keyboard entry indicating the receiving device is ready. This allows the user to verify switch settings, etc., before proceeding with the dump. Upon receipt of the ready acknowledge ( $Y$ input), the motor control bit is activated, the FWD light is illuminated, and an appropriate time is allowed for the cassette deck to reach operating speed. Memory is dumped from the start address to the stop address in absolute 990 object record format. Following completion of the memory dump, the motor control bit is deactivated and the FWD light extinguished.

As an example, assume that the starting address of the program to be dumped is M.A. 0200 and the stop address is M.A. 0210: the entry address in this example will be the same as the starting address. The correct syntax would be:

$$
\text { D } 200<\mathrm{T} 2>210<\mathrm{T} 2>200<\mathrm{T} 2>\text { IDT }=\text { EXAMPLE < T1 }>\text { READY < Y > }
$$

The use of a double asterisk following the IDT tag will allow for a faster dump sequence. The correct syntax would be as follows:

$$
\text { D } 200<\mathrm{T} 2>210<\mathrm{T} 2>200<\mathrm{T} 2>\text { IDT }=* * \text { EXAMPL }<\mathrm{T} 1>\text { READY }<\mathrm{Y}>
$$

A detailed step-by-step example illustrating the use of this command is given in Section 2.7.

### 3.3.7. Execute to Breakpoint (E)

Syntax
E[breakpoint address]<T3>
Description
The E command can be used for two purposes: it can be used to execute an entire program, and it can be used to execute a program up to a specified address (breakpoint address) where it is desired to halt the program. This feature allows longer programs to be broken into smaller sections for debugging.

Program execution begins at the values of PC, WP, and ST previously established. An optional breakpoint address can be specified; if given, execution continues to breakpoint address at which time control returns to the monitor and the contents of the PC will be displayed. If no breakpoint address is specified, then execution begins with no halt point specified.

To illustrate one use of this command the sample program given in paragraph 3.3 was previously entered into memory. To execute the sample program, the $E$ command is used (without breakpoint).

Example:

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | $?$ |  |
| P |  |  |
| 0200 | $\mathrm{P}=\mathrm{XXXX}$ | Starting address of program to be executed |
|  | XXXX 0200 |  |
| (Ret) |  | PC set to 0200 |
| E | ? |  |
|  | ? ${ }_{-}$ |  |
| (Ret) |  | Execute program |
|  | 0030 | Solution |

### 3.3.8 Status Register Inspect/Change (F)

## Syntax

## F

Description
This command is used to inspect or change the contents of the Status Register.
Example:

| ENTER | DISPLAY | COMMENTS |
| :--- | :--- | :--- |
| F | $?$ |  |
| 44 | $? F=X X X X$ | Contents of Status Register |
| (Ret) | $=$ XXXX 44 | Enter new contents |
| $F$ | $?$ |  |
|  | $? F=0044 \quad$ | Check status register contents <br> New contents |

### 3.3.9 Jump To Start of Expansion EPROM (J)

## Syntax

J [VALUE 1]<T2>[VALUE 2]<T2>[VALUE 3]<T3>
Description
The $J$ command causes a branch to memory address $0800_{16}$, the beginning address of the onboard expansion EPROM at socket U32. The user program at that address will define its own workspace and return-to-program procedure (return vectors are not transferred as in a BLWP instruction). The command format allows the insertion of three parameters that will be stored in three contiguous memory locations beginning at address $8016^{\text {. }}$ The first parameter following the insertion of the $J$ key will be stored in the first address, the second parameter in the next address and the third parameter in the last address. The parameters will be delimited by commas; if a parameter is not entered in a field, its corresponding memory address will be all zeros.

Example:

| ENTER | DISPLAY | COMMENTS |
| :--- | :--- | :--- |
| J | ? |  |
| 4142,4344 | ?J | Parameters to be stored in <br> memory addresses <br> $0080_{16}$ and $0082_{16}$ |
|  | ?J | Program at $0800_{16}$ executes |

Syntax

## L

Description
The $L$ command is used to load a program into memory from tape on andio cassette recorder/player. After loading the cassette into the cassette recorder, position the tape at the start of the program that is to be read into memory. Following entry of the L command, the UNIBUG monitor activates the motor control bit, illuminates the FWD indicator, and begins looking for data from the audio cassette interface. The data will be synchronized, interpreted and deposited in memory. After the data is loaded, the motor control bit is deactivated, the FWD light is extinguished, and the name of the program as recorded on the object program is displayed. A detailed step-by-step example illustrating the use of this command is given in Section 2.7.
3.3.11 Program Counter Inspect/Change (P)

Syntax
$P[$ new $P C]<($ Ret $)>$
Description
This command is used to inspect or change the contents of the program counter. As an example, assume that a program starting at M.A. 0200 is to be executed. The program counter would first have to be set to the starting address of the program prior to executing it.

Example:

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | ? |  |
| P - |  |  |
|  | ? $\mathrm{P}=\mathrm{XXXX}$ | PC is at this address |
| 200 |  | Enter new address |
|  | = XXXX 200 |  |
| (Ret) |  | PC contains address 0200 |
|  | $?$ |  |
| P |  | Check PC address |
|  | ? $\mathrm{P}=0200$ | PC address $=0200$ |
| (Ret) |  | Return to UNIBUG |

### 3.3.12 Workspace Register Inspect/Change (R)

Syntax
$\mathrm{K}[$ Workspace Register number]<T3>
Description
The $R$ command is used to display the contents of any workspace register and allows the user to change the register contents. The workspace begins at the address given by the Workspace Pointer.

The $R$ command followed by an optional register number in hexidecimal and a return causes the display of the specified register's contents. The user may then enter a new value into the register by entering a hexadecimal value. If a Workspace Register number is not specified, register zero is the default value. The following are termination characters whether or not a new value is entered:

- A space causes display of the next register (next memory word).
- A minus sign causes display of the previous register (previous memory word).
- A return returns control to the command scanner.

The workspace pointer (W) must be set to the user RAM before attempting to change register contents. M.A. 0200 will be used in the following example.

Example:

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | ? |  |
| W |  | Inspect workspace pointer address |
|  | ? $\mathrm{W}=\mathrm{XXXX}$ | Workspace Pointer address |
| 200 |  | Input new contents |
|  | $=\mathrm{XXXX} 200$ |  |
| (Ret) |  | New WP address $=0200$ |
|  | ? |  |
| K |  |  |
|  | ? R |  |
| 0 |  |  |
|  | ? $\mathrm{R}_{0}$ |  |
| (Ret) |  |  |
|  | $\mathrm{RO}=\mathrm{XXXX}$ | Contents of RO |
| 222 |  | Enter new contents |
|  | = XXXX 222 |  |
| (Ret) | ? | Check to see new RO contents |
| R |  |  |
|  | ? R |  |
| 0 |  |  |
|  | ? $\mathrm{R}_{0}$ |  |
| (Ret) |  |  |
|  | $\mathrm{RO}=0222$ | RO has new contents |

### 3.3.13 Single Step(S)

Syntax
$S<$ (Ret) $>$
Description
The $S$ command is used to execute one instruction at a time in a program. Each time the $S$ command is entered, a single instruction is executed starting at the address in the Program Counter. After the command is executed, the contents of the workspace pointer, status register on any other workspace register can be examined. The program given in paragraph 3.3 was entered prior to running this example.

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | ? |  |
| P |  | Examine PC |
|  | ? $\mathrm{P}=\mathrm{XXXX}^{-}$ |  |
| 200 |  | Enter starting address of program |
|  | = XXXX 200 |  |
| (Ret) |  |  |
|  | ? |  |
| S |  | Execute 1st step of program (further S key entries |
|  | ?S 0204 | execute successive steps) |
| (Ret) |  |  |
| W |  | Examine workspace pointer |
|  | ?W = 0300_ | Workspace pointer contents |

### 3.3.14 Workspace Pointer Inspect/Change (W)

## Syntax

W<T3>
Description
This command allows the user to inspect or change the workspace pointer which is the memory address of register zero.

Example:

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
|  | ? |  |
| W |  |  |
|  | ? $\mathrm{W}=\mathrm{XXXX}_{-}$ | Workspace pointer address |
| 44 |  | Input new contents |
| (Ret) | $=\mathrm{XXXX}{ }^{44}$ |  |
|  | ? |  |
| W |  | Check new address |
|  | ? W $=0044$ | New workspace pointer address |

Syntax: (Ret)
Description
Receipt of a New Line Request command causes the monitor to respond with a carriage return, line feed, and a new line request if a terminal is used. If the keyboard is used, the previous display will be blanked and a prompt (?) displayed.

Example:

| ENTER | DISPLAY |
| :--- | :--- |
| (LOAD) | CPU READY |
| (Ret) | $?$ |

### 3.3.16 Terminal Load/Dump Option (\$)

Syntax: \$ (Ret)
Description
When using an external data terminal, entry of the $\$$ command causes all subsequent load and dump memory operations to input from and output to the terminal instead of the audio cassette. Therefore programs could be stored on digital cassette or paper tube by use of the appropriate data terminal. When loading from the terminal, the monitor automatically sends the appropriate control characters (DC1 for playback on and DC3 for playback off) to the terminal to control playback/reader operation. Likewise when dumping to the terminal, the monitor sends control characters (DC2 for record on and DC4 for record off) to initiate record/punch operations. Users should examine the capabilities of their terminals to determine if they are equipped to respond to the playback and record control characters automatically. In cases where terminals are not so equipped, users will be required to initiate the appropriate playback and record operations manually based on the status of the FWD indicator as in the case of the audio cassette.

### 3.4 USER ACCESSIBLE UTILITIES

UNIBUG contains seven utility subroutines that perform I/O functions as listed in Table 3-3. These subroutines are called through the XOP (extended operation) assembly language instruction.

TABLE 3-3. USER ACCESSIBLE UTILITIES

| XOP | FUNCTION | PARAGRAPH |
| :---: | :--- | :---: |
| 8 | Write one Hexidecimal Charater to Terminal | 3.4 .1 |
| 9 | Read Hexidecimal Word from Terminal | 3.4 .2 |
| 10 | Write 4 Hexidecimal Characters to Terminal | 3.4 .3 |
| 11 | Echo Character | 3.4 .4 |
| 12 | Write 1 Character to Terminal | 3.4 .5 |
| 13 | Read 1 Character from Terminal | 3.4 .6 |
| 14 | Write Message to Terminal | 3.4 .7 |

1. All characters are in ASCII code.
2. Most of the XOP format examples herein use a register for the source address, however, all XOP's can also use a symbolic memory address or any of the addressing forms available for the XOP instruction.

The XOP instruction uses Format 9. The machine language format is given below.

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Format: | 0 | 0 | 1 | 0 | 1 | 1 |  | XOP | MB |  |  |  |  |  |  |  |

Bits 6-9 contain the desired XOP number. Bits 10 , 11 indicate the source register address mode ( $\mathrm{T}_{\mathrm{S}}$ ) and bits $12-15$ indicate the source register number (SR). An example will best illustrate the use of this format.

## Example:

Assume that XOP 8 is to be used to write one hexadecimal character from register five to the display.


XOPs 8,10 , and 12 can be used with the display provided that XOP 13 (needed to turn the display on) is added to the program following the required XOP. To illustrate the use of XOP 8 in conjunction with the display, the following example program will be used.

| PROGRAM | ADDRESS | HEX CONTENTS |
| :---: | :---: | :---: |
| LWPI >300 | 0200 | 02E0 |
|  | 0202 | 0300 |
| LI 0,3 | 0204 | 0200 |
|  | 0206 | 0003 |
| LI 1,2 | 0208 | 0201 |
|  | 020A | 0002 |
| A 1,0 | 020C | A00 1 |
| XOP 0,8 | 020E | 2E00 |
| XOP 1,13 | 0210 | 2 F 41 |

This program adds two numbers (3 and 2) and places their sum in register 0. XOP 8 is used to display the answer and XOP 13 is used to turn the display on. This XOP could be used to display answers in the range of $0-F$ (hexadecimal).
3.4.1 Write One Hexadecimal Character to Terminal (XOP 8)

Format: XOP Rn,8
The least significant four bits of user register Rn are converted to their ASCII coded hexadecimal equivalent ( 0 to $F$ ) and output on the terminal or display. Control returns to the instruction following the extended operation.

Example:
Assume user register 5 contains 203C16. The assembly language (A.L.) and machine language (M.L.) values are shown below.

| A.L. | XOP |  | R5, 8 |  |  | SEND 4 LSE'S OF R5 TO TERMINAL |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | $1:$ | 12 | 13 | 14 | 15 |
| M.L. | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

## Terminal Output: $C$

3.4.2 Read Hexadecimal Word from Terminal (XOP 9)

| Format: | XOP | Rn,9 |  |
| :--- | :--- | :--- | :--- |
|  | DATA | NULL | ADDRESS OF CONTINUED EXECUTION IF |
|  |  | ERROR | NULL IS ENTERED |
|  |  | ADDRESS OF CONTINUED EXECUTION IF |  |
|  |  | NON-HEX NO. ENTERED |  |
|  | (NEXT INSTRUCTION) | EXECUTION CONTINUED HERE IF VALID |  |
|  |  | HEX NUMBER AND TERMINATOR ENTERED |  |

Binary representation of the last four hexadecimal digits input from the terminal is accumulated in user register Rn . The termination character is returned in register $\mathrm{Rn}+1$. Valid termination characters are space, minus, comma, and a carriage return. Return to the calling task is as follows:

- If a valid termination character is the only input, return is to the memory address contained in the next word following the XOP instruction (NULL above).
- If a non-hexadecimal character or an invalid termination character is input, control returns to the memory address contained in the second word following the XOP instruction (ERROR above).
- If a hexadecimal string followed by a valid termination character is input, control returns to the word following the DATA ERROR statement above.

Example:

| A.L. |  | XOP |  | R6.9 |  | READ HEXADECIMAL WORD INTO RG |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DATA |  | $>3 F 80$ |  | RETURN ADDRESS, IF NO NUMBER |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | DATA |  | $>3 F 86$ |  | RETURN ADDRESS, IF ERROR |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { M.L. } \\ & \text { M.A. } \end{aligned}$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
|  | 3F00 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $\overline{1}$ | 0 | 0 | 0 | 1 | 1 | 0 | 2E46 |
|  | 3 F 02 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $>3 \mathrm{Fg0}$ |
|  | $3 F 04$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $>3 F 86$ |

If the valid hexidecimal character string $12 C$ is input from the terminal followed by a carriage return, control returns to memory address (M.A.) FFB6 16 with register 6 containing 012C 16 and register 7 containing 000D 16 •

If the hexadecimal character string $12 C$ is input from the terminal followed by an ASCII plus (+) sign, control returns to location FFC6 16. Registers 6 and 7 are returned to the calling program without being altered. "+" is an invalid termination character.

If the only input from the terminal is a carriage return, register 6 is returned unaltered while register 7 contains $000 \mathrm{D}_{16}$. Control is returned to address $\mathrm{FFCO}_{16}$.

### 3.4.3 Write Four Hexadecimal Characters to Terminal (XOP 10)

Format: XOP Rn, 10
The four-digit hexadecimal representation of the contents of user register Rn is output to the terminal or display. Control returns to the instruction following the XOP call.

Example:
Assume register 1 contains $2 \mathrm{CH}_{16}$.
A.L. XOP R1,10 WRITE HEX NUMBER

M.L. | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Terminal Output: 2C46

### 3.4.4 Echo Character (XOP 11)

This is a combination of XOP's 13 (read character) and 12 (write character). A character in ASCII code is read from the keyboard placed in the left byte of Rn, then written (echoed back) to the display. Control returns to the instruction following the XOP after a character is read and written. By using a code to determine a character string termination, a series of characters can be echoed and stored at a particular address. The typewriter program uses this XOP.

Example:
The keyboard will generate a character that will be stored in R 10 , then written (echoed back) to the display.


The following program (Typewriter program) uses XOP 11. The JMP $\$ \mathbf{~}-2$ instruction allows the program to be continually repeated.

| PHOGRAM | ADDRESS | HEX CONTENTS |
| :---: | :---: | :---: |
| LWPI $>220$ | 0200 | 02 E 0 |
| XOP R 10,11 | 0202 | 0204 |
| JMP $\$-2$ | 0206 | 2ECA |
|  |  |  |

3.4.5 Write One Character to Terminal (XOP 12)

Format: XOP Rn, 12
The ASCII character in the left byte of user register Rn is output to the terminal. The right byte of Rn is ignored. Control is returned to the instruction following the call.
3.4.6 Read One Character From Terminal (XOP 13)

Format: XOP Rn, 13
The ASCII representation of the character input from the terminal is placed in the left byte of user register Rn . The right byte of register Rn is zeroed. When this utility is called, control is returned to the instruction following the call only after a character is input.
3.4.7 Write Message to Terminal (XOP 14)

Format: XOP @MESSAGE,14

### 3.5 UNIBUG ERROR MESSAGE

If an error is detected due to incorrect operation, the message "ERR" will be displayed. The following errors can be detected:

1. Invalid command entered.
2. Invalid termination character detected.

Error 1 is the result of entering an invalid command. As an example, assume that the N key was pressed instead of the M key. An error would be indicated by the display and further entry of the data inhibited. To clear the error, press Ret.

Error 2 is the result of entering an invalid termination character. In the event of error 2, the command is terminated. Clear the error using the Ret key then reissue the command and parameters with a valid termination character.

### 4.1 GENERAL

An assembler is a program that interprets assembly language source statements into object code. The TM 990/U89 Symbolic Assembler assembles the 69 instructions of the TMS 9980 as well as:

- The pseudo instruction NOP which assembles as the instruction JMP \$-2 (i.e., acts as a "no operation" or "go to next instruction")
- The following assembler directives (Directives used with the assembler are explained in Section 6):
- AORG: Absolute origin of statement (absolute start location)
- BSS: Block of memory reserved with starting symbol
- DATA: Sixteen-bits of immediate value
- END: End of program, exit to monitor, load program counter
- EQU: Symbol equated to value in operand
- TEXT: String of ASCII coded characters

Comments and labels (two characters maximum) can be used with this assembler. The assembler program is contained in a TMS 4732 ROM located at board socket U33.

Two UNIBUG commands can be used to call the assembler ( $A$ and $B$ ). If the $A$ command is used, the previous symbol table will be cleared. If the B command is used, the previous symbol table is kept.

### 4.2 LABELS AND COMMENTS

### 4.2.1 Labels

Labels may consist of one or two characters. The first must be alphabetic and a second character must be alphanumeric. Labels may be used either as resolved (defined in label field of previous instruction) or unresolved (to be defined in label field of upcoming instructions) references. Labels may be used in the label field only once in a program.

### 4.2.2 Comments

Comments can be a part of the source statement. The comment field may include any printable character and is concluded by a return.

### 4.2.3 Use Dollar Sign to Indicate "At This Location"

Use the dollar ( $\$$ ) sign to indicate a current value of the location counter (the location counter contains the next address at which object will be loaded). If the location counter contains a value of 020016 , then the following comments apply as shown in these statements:

| D1 | EQU | $\$$ | D1 VALUE $=$ LOCATION COUNTER VALUE $=$ HEX 200 |
| :--- | :--- | :--- | :--- |
| E1 | EQU | $\$+4$ | E1 VALUE $=$ LOC COUNTER $+4=204$ |
| F1 | EQU | D1 | F1 AND D1 HAVE SAME VALUE $=$ HEX 200 |
|  | LI | R7, $\$ 1$ | HEX 200 TO R7 |
|  | LI | R8,D1 | HEX 200 TO R8 |
|  | LI | R9, $\$+2$ | HEX 20A TO R9 (LOC COUNTER NOW AT HEX 208) |
|  | LI | R10, E1 | HEX 204 TO R10 |

NOTE

In EQU (equate) directives, labels must be equaled to either absolute values or defined labels.

### 4.2.4 Expressions

Expressions can be used containing addition or subtraction functions. For example, if the location counter (contains the next memory address at which object will be loaded) contains $0200_{16}$, then the following comments apply as shown in these statements:

| A 1 | EQU | \$ | A1 VALUE $=$ LOCATION COUNTER VALUE $=$ HEX 200 |
| :---: | :---: | :---: | :---: |
| B1 | EQU | \$+8 | B1 = LOCATION COUNTER + 8 = HEX 208 |
| C1 | EQU | A 1 | $\mathrm{C} 1=\mathrm{A} 1$ VALUE $=$ HEX 200 |
|  | LI | R0, A 1 | HEX 200 TO RO |
|  | LI | R1, $\mathrm{A} 1+4$ | HEX 204 to R1 |
|  | LI | $\mathrm{R} 2, \mathrm{~A} 1+\mathrm{C} 1$ | HEX 400 to R2 |
|  | LI | H3, A $1+\mathrm{B} 1+\mathrm{C} 1$ | HEX 608 TO R3 |
|  | LI | R4, $\mathrm{A} 1-\mathrm{B} 1$ | HEX FFF8 T0 R4 |

### 4.2.5 Cancel Source Statement Being Input

If it is desired to cancel a source statement in the middle of entering it from the keyboard, press the SHIFT key followed by the letter X key. The current location counter contents will be displayed, waiting for new input. This must be executed prior to entering a return after the source statement. The SHIFT X key is the ASCII cancel function. When using an external terminal, the CANCEL function is generated by holding the CONTROL key while pressing X. ASCII coding is explained in Appendix C.

### 4.2.6 Translate Characters Into ASCII Code Using Single Quotes

If it desired to translate alphabetical or numerical keyboard values in ASCII code, enclose the characters in single quotes. This is the normal procedure for the TEXT assembler directive (Section 6); however, it can also apply in other situations. For example:

| A | EQU | 'AB' | ASCII FOR AB = HEX 4142 |
| :--- | :--- | :--- | :--- |
|  | LI | R1,A | LOAD HEX 4142 IN R1 |
|  | LI | R1,'AB' | LOAD HEX 4142 IN R1 |
| A1 | DATA | $' A B '$ | ASSEMBLE HEX 4142 HERE |

### 4.3 ASSEMBLER ACTION

The Symbolic Assembler accepts assembly language inputs from the keyboard. As each instruction is input, the assembler interprets it, places the resulting machine code in an absolute address, and prints the machine code (in hexadecimal) next to its absolute address.

Example:

|  | ENTER | DISPLAY |  | OPERAND (220) |
| :---: | :---: | :---: | :---: | :---: |
| INSTRUC'IION |  | LWPI | >220 |  |
| MNEMONIC (LWPI) | (Ret) |  |  |  |
| MEMORY ADDRESSES |  | 0200 | 02EO |  |
| OF ASSEMBLED | (Ret) |  |  | -MACHINE (OBJECT) CODE |
| MACHINE CODE |  | 0202 | 0220_ | ASSEMBLED BY ASSEMBLER |

### 4.4 OPERATION

4.4.1 Calling The Assembler

- Call up the monitor by pressing the LOAD switch and the Ret key.
- Press either the A or B key. (If the A command is used, the previous symbol table will be cleared).
- Enter the hexadecimal address at which the program is to be assembled.
- Press Ret and entry to the assembler will occur.

Example:

| ENTER | DISPLAY | COMMENTS |
| :---: | :--- | :---: |
| (LOAD) | CPU READY_ | Monitor Entry Gained |
| (Ret) | $?$ |  |
| A | ?A_ | Assembler Call |
| 0200 | ?A 0200_ | Starting Assembly Address |
| (Ret) | 0200 |  |
|  | Assembler Entry Gained |  |

### 4.4.2 Exiting To The Monitor

Enter the END directive and two returns to cause an exit from the assembler and return control to the monitor.

### 4.5 ENTERING INSTRUCTIONS

Any of the 69 instructions applicable to the TM 990/U89 microcomputer can be interpreted by the Symbolic Assembler. An instruction generally consists of four fields: Label, Opcode, Operand(s), and Comment. The Label field is optional and its omission is indicated by a space. The Label field may be followed by one or more spaces. There should be a single space between the mnemonic and the operand(s). In the case of multiple operands, a single comma should be used between the two. The operand(s) can be followed by a Comment field. The operand should be followed by a space if the Comment field is
desired or a return, if not. The comment field may include any printable character and is concluded by a return. Up to the return ending either the Operand field or the Comment field, the instruction may be cancelled by use of the Cancel command explained in paragraph 4.2.5.

Examples:

1. LWPI >220

Single space between mnemonic and operand
2. LI 0,33

Single comma between multiple operands
3. N1 DATA ${ }^{10}$

Space after label and opcode fields
4.

| ENTER | DISPLAY |
| :--- | :--- |
| $(\mathrm{SP})$ | 0200 |
|  | 00 |

LWPI >220
LWPI >220
5. INSTRUCTION

TERMINATOR
LWPI >200
A. Return (ret) - comment field omitted
B. Space - comment field to be used
6. The following example illustrates these functions:
A. Calling the assembler (paragraph 4.4.1)
B. Enter instruction one (paragraph 4.5)
C. Enter instruction two (paragraph 4.5)
D. Exiting to the monitor (paragraph 4.4.2)

| ENTER | DISPLAY | COMMENTS |
| :---: | :---: | :---: |
| (LOAD) |  |  |
|  | CPU READY_ |  |
| (Ret) |  | Monitor entry gained |
| A |  | Assembler call |
|  | ?A_ |  |
| 0200 |  | Starting assembly address |
| (Ret) - |  |  |
| ( Sp ) | 0200_ | Assembler entry gained Omit label field |
|  | 00 |  |
| LWPI > 220 |  | Enter first instruction |
| (Ret) | LWPI >220_ |  |


| (Ret) | 0200 02E0_ | Addresses and machine code for first instruction |
| :---: | :---: | :---: |
|  | 0202 0220_ |  |
| (Ret) 0202 - |  |  |
|  | 0204_ |  |
| (Sp) |  | Omit |
|  | 04_ |  |
| LI 0,33 |  | Enter second instruction |
|  | LI 0,33_ |  |
| (Ret) |  |  |
| (Ret) | 0204 0200_ | Addresses and machine code for second instruction |
|  | 02060021 _ |  |
| (Ret) - |  |  |
|  | 0208_ |  |
| (Sp) |  | Exiting to the monitor |
|  | 08 |  |
| END |  |  |
|  | END_ |  |
| (Ret) ND 0000_ |  |  |
| (Ret) |  |  |
|  | $?$ |  |

The following additional concepts apply to instruction entry:

1. Register numbers are in decimal or hexadecimal. Only decimal register numbers can be predefined (preceded by an R).

LI R13,33
LI >D, 33
2. Jump instruction operand can be $\$, \$+n$, $\$-n$, or $M$ where $n$ is a decimal or hexadecimal value of bytes ( $+256 \geq n \geq-254$ ) and $M$ is a memory address in decimal or hexadecimal.

JMP $\$+0$
JMP \$-2
JMP $\$+2$
JMP >210
3. Absolute numerical values can be decimal or hexadecimal. Decimal values have no prefix in an operand. Hexadecimal values are preceded by the greater-than sign (>).

LI R13,>33
LI R13,51
4. Where an address can be either a register or symbolic memory location, the symbolic address is preceded by an at sign (@) to differentiate a numerical memory address from a register number. The alphanumeric labels must be preceded by an e sign; numerical values preceded by an e sign will be assembled as an absolute address.

```
MOV @ST,R1 Move ST Contents to R1
A @SM,@>FE00
Move SM Contents to M.A.>FEOO
```

NOTE

Jump and immediate operand instructions do not use the at sign before a symbol.

### 4.6 ERRORS

Syntax errors are indicated by an 'ERR' message. A displacement range error (such as with jump instructions and single-bit CRU instructions) will be flagged with an RERR message.

1. Syntax error. The instruction syntax was incorrect:

| ENTER | DISPLAY | COMMENTS |
| :--- | :--- | :--- |
| (Sp) | 0200 |  |
| LDA | 00 | Error message (ERR) <br> (Ret) |
|  | LDAERR_ | Use (Ret) and enter proper <br> mnemonic |

2. Range error. The operand is out of range for its field.
ENTER DISPLAY COMMENTS
(Sp)
00
LI R44 LI R44
(Ret)
LI R44ERR_ Error message (ERR)
(Ret) 0200
(Sp)
00
LI R4,200
(Ret)
(Ret)
LI R4,200_ Enter proper data

3. Displacement Error. The jump instruction destination is more than +256 or -254 bytes away.

| ENTER | DISPLAY |
| :--- | :--- |
| $(\mathrm{Sp})$ | 0200 |
| JNC $\$+300$ | 00 |
| (Ret) | JNC $\$+300_{\text {_ }}$ |
| (Ret) | $\$+300 E R R$ |

COMNENTS

Error message (RERR) Cancel and enter proper jump displacement

### 4.7 PSEUDO INSTRUCTION

The assembler also interprets one pseudo-instruction. This pseudo-instruction is not an additional instruction but actually is an additional mnemonic that conveniently represents a member of the instruction set. The NOP mnemonic can be used in place of a JMP $\$+2$ instruction which is essentially a no-op (no operation). This can be used to replace an existing instruction in memory, or it can be included in code to force additional execution time in a routine. Both NOP and JMP $\$+2$ assemble to the machine code 100016 .


### 4.8 TM 990/U89 SYMBOLIC ASSEMBLER LISTING

### 4.8.1 Listing Format

Figure 4-1 identifies the different fields of the listing.


FIGURE 4-1. LISTING AND SOURCE STATEMENT FIELDS

### 4.8.1.1 Location Counter

This is the hexadecimal number showing the location of assembled object code. This location is relative to the beginning of the program; thus it should begin with location 000016 . One exception is where an absolute orgin assembler directive (AORG) is used.

Essentially, the location counter number is the location in memory of the corresponding object code after a program has been loaded into memory. For example, the object code in Figure 4-1 at M.A. FE24 16 is $2 \mathrm{~F} 20_{16}$, at M.A. FE2616 it is FF3416, etc.
4.8.1.2 Assembled Object Code

This column contains the resulting object code in hexadecimal after the source statement has been assembled.

### 4.8.1.3 Label Field

This two-character field contains an alphanumeric label that identifies the location of the source statement.

### 4.8.1.4 Op Code Field

This four-character field contains assembly language operation code mnemonics. It is separated from the label field and operand field by at least one space.

### 4.8.1.5 Operand Field

This field contains the operands of the instruction. This field is separated from the op code and comment fields by at least one space.

### 4.8.1.6 Comment Field

The comments in this field are abbreviated auxillary data to help further understand the instruction or the data flow.

### 5.1 GENERAL

This section covers the instruction set used with the TM 990/U89 including assembly language and machine language. This instruction set is compatible with other members of the 990 family.

Other topics include:

- User Memory (paragraph 5.2)
- Hardware and software registers (paragraphs 5.3 and 5.4)
- Instruction forms and addressing modes (paragraph 5.5)

The TM 990/U89 microcomputer is designed for use by a variety of users with varying technical backgrounds and available support equipment. Because a TM 990/U89 user has the capability of writing his programs in machine language and entering them into memory using the UNIBUG monitor, emphasis is on binary/hexadecimal representations of assembly language statements. The assembly language described herein can be assembled on a 990 family assembler such as the TM 990/U89 Symbolic Assembler explained in Section 4 . If an assembler is used, this section assumes that the user will be aware of all prerequisites for using the particular assembler including assembler directives.

It is also presumed that all users learning this instruction set have a working knowledge in:

- ASCII coded character set (described in Appendix C).
- Decimal/hexadecimal, binary number system (described in Appendix D).


### 5.2 USER MEMORY

The memory provided in the TM $990 / U 89$ microcomputer consists of RAM (read/write memory) and ROM (read only memory). The RAM is used for user programs while the ROM contains the monitor and assembler programs. The monitor program provides keyboard commands, I/O programs, and other user utilities. The memory address (M.A.) value is the number of bytes beginning at 000016 ; thus all word addresses are even values from 000016 to 3 FFE 16

Figure 5-1 shows the memory map for the TM 990/U89. Interrupt and XOP vectors extend from M.A. $0000{ }_{16}$ to M.A. OOTF 16 . UNIBUG Monitor workspaces extend from M.A. $0080{ }_{16}$ to M.A. 014716 . If the assembler is used, the symbol table begins at M.A. $01461^{\circ}$. Four by tes are used for each label; example, if 50 labels are used, 200 bytes will be needed for the label table. The end of the label table will be $01461_{16}+C 8{ }_{16}=20 \mathrm{E}_{16}$ (note that $200_{16}=C 81_{16}$ ). Theref ore the start of the permissable user RAM would be M.A. 21016 in this case.


## FIGURE 5-1. MEMORY MAP

### 5.3 HARDWARE REGISTERS

Figure 5-2 shows the architecture of the TMS 9980A (MP 9529) microprocessor with an affiliated RAM and ROM memory. The TM 990/U89 uses three major hardware registers in executing the instruction set: Program Counter (PC), Workspace Pointer (WP), and Status Register (ST). These registers reside in the microprocessor and are controlled by the programmer.

### 5.3.1 Program Counter (PC)

This register contains the memory address of the next instruction to be executed. After an instruction image is read in for interpretation by the processor, the PC is incremented by two so that it "points" to the next sequential 16 -bit memory word.

### 5.3.2 Workspace Pointer (WP)

This register contains the memory address of the beginning of the register file currently being used by the program under execution. This workspace consists of 16 contiguous memory words designated registers 0 to 15. The WP points to register 0. Paragraph 5.4 explains a workspace in detail.


FIGURE 5-2. TMS 9980A WITH RAM/ROM MEMORY

### 5.3.3 Status Register (ST)

The Status Register contains relevant information on preceding instructions and current interrupt level. Included are:

- Results of logical and two's complement comparisons (many instructions automatically compare the results to zero).
- Carry and overflow.
- Odd parity found (byte instructions only).
- XOP being executed.
- Lowest priority interrupt level that will be currently recognized by the processor.

The status register is shown in Figure 5-3.

### 5.3.3.1 Logical Greater Than

This bit contains the result of a comparison of words or bytes as unsigned binary numbers. In this case, the most significant bit (MBS) does not indicate a positive or negative sign. The MSB of words being logically compared represents 215 ( 32,768 ), and the MSB of bytes being logically compared represents 27 (128).


## FIGURE 5-3. STATUS REGISTER

### 5.3.3.2 Arithmetic Greater Than

The arithmetic greater than bit contains the result of comparison of words or bytes as two's complement numbers. In this comparison, the MSB of words or bytes being compared represents the sign of the number, zero for positive, or one for negative.

### 5.3.3.3 Equal

The equal bit is set when the words or bytes being compared are equal.

### 5.3.3.4 Carry

The carry bit is set by a carry out of the MSB of a word or byte (sign bit) during arithmetic operations. The carry bit is used by the shift operation to store the value of the last bit shifted out of the workspace register being shifted.

### 5.3.3.5 Uverflow

The overflow bit is set when the result of an arithmetic operation is too large or too small to be correctly represented in two's complement (arithmetic) representation. In addition operations, overflow is set when the MSB's of the operands are equal and the MSB of the result is not equal to the MSB of the destination operand. In subtraction operations, the overflow bit is set when the MSB's of the operands are not equal, and the MSB of the result is not equal to the MSB of the destination operand. For a divide operation, the overflow bit is set when the most significant sixteen bits of the dividend (a 32-bit value) are greater than or equal to the divisor. For an arithmetic left shift, the overflow bit is set if the MSB of the workspace register being shifted changes value. For the absolute value and negate instructions, the overflow bit is set when the source operand is the maximum negative value, $8000{ }_{16}$.

### 5.3.3.6 Odd Parity

The odd parity bit is set in byte operations when the parity of the result is odd, and is reset when the parity is even. The parity of a byte is odd when the number of bits having a value of one is odd; when the number of bits having a value of one is even, the parity of the byte is even.

### 5.3.3.7 Extended Operation

The extended operation bit of the Status Register is set to one when a software implemented extended operation (XOP) is initiated.

### 5.3.3.8 Status Bit Summary

Table 5-1 lists the instruction set and the status bits affected by each instruction.

### 5.4 SOFTWARE REGISTERS

Registers used by programs are contained in memory. This speeds up context-switch time because the content of only one register (WP hardware register) needs to be saved instead of the entire register file. The WP, PC, and ST register contents are saved in a context switch.

A workspace is a contiguous 16 word area; its memory location can be designated by placing a value in the WP register through software or a keyboard monitor command. A program can use one or several workspace areas, depending upon register requirements.

More than three-fourths of the instructions can address the workspace register file; all shift instructions and most immediate operand instructions use workspace registers exclusively.

Figure 5-4 is an example of a workspace file in high-order memory (RAM). A workspace in ROM would be ineffective since it could not be written into. Note that several registers are used by particular instructions.

| MNEMONIC | L > | $A>$ | EQ | c | OV | OP | X | MNEMONIC | $L>$ | $A>$ | EQ | C | OV | OP | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | X | $x$ | $x$ | X | $x$ | - | - | LDCR | X | $x$ | $x$ | - | - | 1 | - |
| $A B$ | $x$ | $x$ | $x$ | x | $x$ | $\times$ | - | LI | $x$ | $x$ | $\times$ | - | - | - | - |
| ABS | $x$ | $x$ | $x$ | $x$ | $x$ | - | - | LIMI | - | - | - | - | - | - | - |
| Al | $x$ | $x$ | $x$ | X | $x$ | - | - | LREX | - | - | - | - | - | - | - |
| ANDI | X | X | $x$ | - | - | - | - | LWP! | - | - | - | - | - | - | - |
| B | - | - | - | - | - | - | - | MOV | $x$ | $x$ | $x$ | - | - | - | - |
| BL | - | - | - | - | - | - | - | MOVB | $x$ | $x$ | X | - | - | $x$ | - |
| BLWP | - | - | - | - | - | - | - | MPY | - | - | - | - | - | - | - |
| C | $x$ | $x$ | $x$ | - | - | - | - | NEG | $x$ | $x$ | $x$ | $x$ | $x$ | - | - |
| CB | $x$ | $x$ | $x$ | - | - | $\times$ | - | ORI | $\times$ | X | X | - | - | - | - |
| Cl | $x$ | X | $\times$ | - | - | - | - | RSET | - | - | - | - | - | - | - |
| CLR | - | - | - | - | - | - | - | RTWP | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |
| COC | - | - | $x$ | - | - | - | - | S | $x$ | $x$ | X | $x$ | x | - | - |
| CZC | - | - | $x$ | - | - | - | - | SB | $x$ | $\times$ | $x$ | X | X | $x$ | - |
| DEC | $x$ | $x$ | $x$ | $x$ | $x$ | - | - | SBO | - | - | - | - | - | $\square$ | - |
| DECT | $x$ | $\times$ | $\times$ | $\times$ | $x$ | - | - | SBZ | - | - | - | - | - | - | - |
| DIV | - | - | - | - | $x$ | - | - | SETO | - | - | - | - | - | - | - |
| IDLE | - | - | - | - | - | - | - | SLA | $x$ | $x$ | X | $x$ | X | - | - |
| INC | $x$ | $x$ | X | $x$ | $x$ | - | - | SOC | $x$ | $x$ | $x$ | - | - | - | - |
| INCT | $x$ | $x$ | $x$ | $\times$ | $\times$ | - | - | SOCB | $x$ | $x$ | $x$ | - | - | $x$ | - |
| INV | X | X | X | - | - | -- | - | SRA | $x$ | $x$ | $x$ | $x$ | - | - | - |
| JEQ | - | - | - | - | - | - | - | SRC | $x$ | $x$ | $x$ | $x$ | - | - | - |
| JGT | - | - | - | - | - | - | - | SRL | $x$ | $x$ | X | $\times$ | - | - | - |
| JH | - | - | - | - | - | - | - | STCR | X | $x$ | $x$ | - | - | 1 | - |
| JHE | - | - | - | - | - | - | - | STST | - | - | - | - | - | - | - |
| JL | - | - | - | - | - | - | - | STWP | - | - | - | - | - | - | - |
| JLE | - | - | - | - | - | - | - | SWPB | - | - | - | - | - | - | - |
| JLT | - | - | - | - | - | - | - | SZC | $x$ | $x$ | $x$ | - | - | - | - |
| JMP | - | - | - | - | - | - | - | SZCB | $\times$ | $x$ | $x$ | - | - | $x$ | - |
| JNC | - | - | - | - | - | - | - | TB | - | - | $\times$ | - | - | - | - |
| JNE | - | - | $\stackrel{-}{ }$ | - | - | - | - | $\times$ | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| JNO | - | - | - | - | - | - | - | XOP | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| JOC | - | - | - | - | - | - | - | XOR | $x$ | $\times$ | $\times$ | - | - | - | - |
| JOP | - | - | - | - | - | - | - |  |  |  |  |  |  |  |  |

## NOTES

1. When an LDCR or STCA instruction transfers eight bits or less, the OP bit is set or reset as in byte instructions. Otherwise these instructions do not affect the OP bit.
2. The $X$ instruction does not affect any status bit; the instruction executed by the $X$ instruction sets status bits normally for that instruction. When an XOP instruction is implemented by software, the XOP bit is set, and the subroutine sets status bits normally.


FIGURE 5-4. WORKSPACE EXAMPLE

### 5.5 INSTRUCTION FORMATS AND ADDRESSING MODES

Instructions designate the operations for a computer to perform. The TM 990/U89 microcomputer can execute 69 instructions. To implement this instruction set, nine instruction formats are used. Figure 5-5 shows the TM 990/U89 instruction formats.

In order to construct instructions in machine language, the programmer must have a knowledge of the fields and formats of the instructions. This knowledge is often very important in debugging operations because it allows the programmer to change bits within an instruction in order to solve an execution problem.

Each 16 bit word is broken down into fields. As an example, Format 1 consists of six different fields. These fields are Op Code, $B, T_{D}, D R, T_{S}$, and $S R$. Examination of other formats in Figure 5-5 will yield three more fields: these fields are Signed Displacement, $C$, and R. These nine fields can be divided into five groups. A brief description of each field group follows:

1. Op Code - purpose of instruction (op codes are listed alphabetically in Table 5-2 and by format number in Table 5-3).
2. $T_{D}$ or $T_{S}$ - Type of Addressing Mode used for destination or source registers or if symbolic addressing is used.


| KEY |  |
| :---: | :--- |
|  | BYTE INDICATOR (1=BYTE) |
| TD | DESTINATION ADDRESS TYPE* |
| DR | DESTINATIONREGISTER |
| TS | SOURCE ADDRESS TYPE* |
| SR | SOURCE REGISTER |
| C | CRU TRANSFER COUNT OR SHIFT COUNT |
| R | REGISTER |
| N | NOT USED |


| ${ }^{*} \mathrm{~T}_{\mathrm{D}}$ OR $\mathrm{T}_{S}$ | ADDRESS MODE TYPE |
| :---: | :---: |
| 00 | DIRECT REGISTER |
| 01 | INDIRECT REGISTER |
| 10 | $\left\{\begin{array}{l} \text { SYMBOLIC MEMORY ADDRESSING, NOT INDEXED (SR OR DR }=0 \text { ) } \\ \text { SYMBOLIC MEMORY ADDRESSING, INDEXED (SR OR DR }>0 \text { ) } \end{array}\right.$ |
| 11 | INDIRECT REGISTER, AUTOINCREMENT REGISTER |

FIGURE 5-5. TM 990/U89 INSTRUCTION FORMATS
3. R, DR, $S R$ - register fields, $R$ (one register involved), $D R$ (destination register), and $S R$ (source register).
4. Signed Displacement - a signed word (not byte) count to be added to the program counter in jump instructions or a signed value to be added to the CRU base address in single-bit CRU instructions
5. $C$ - number of bits to be transferred or shifted. For $C=1$ to $C=$ 15 , 1 to 15 bits will be transferred or shifted. If $C=0,16$ bits will be transferred or the shift count will be in the LSB's of register 0 .

TABLE 5-2. OP CODES (ALPHABETICAL)
$\left.\begin{array}{|l|l|l|l|}\hline & \begin{array}{l}\text { Op Code (Binary Value) } \\ \text { Mnemonic }\end{array} & \begin{array}{c}\text { Op Code } \\ \text { (Hex Value)* }\end{array} & \text { Format* } \\ \hline & 012345678910\end{array}\right]$

TABLE 5-2. OP CODES (ALPHABETICAL) (CONCLUDED)

| Mnemonic | Op Code (Binary Value) <br> $\mathbf{0 1 2 3 4 5 6 7 8 9 1 0}$ | Op Code <br> (Hex Value)* | Format $^{*}$ |
| :---: | :---: | :---: | :---: |
| SRC | 00001011 | 0 B | 5 |
| SRL | 00001001 | 09 | 5 |
| STCR | 001101 | 34 | 4 |
| STST | 00000010110 | 02 C | 8 |
| STWP | 00000010101 | $02 A$ | 8 |
| SWPB | 0000011011 | 06 C | 6 |
| SZC | 0100 | 4 | 1 |
| SZCB | 0101 | 5 | 1 |
| X | 00011111 | $1 F$ | 2 |
| XOP | 0000010010 | 048 | 6 |
| XOR | 001011 | $2 C$ | 9 |

## *NOTES

1. The op code value for Format 1 instructions was obtained by combining the 3 -bit op code and the 1 -bit byte field.
2. To obtain the op code (hex value) for a particular instruction, divide the op code bits into groups of four starting at the left and convert each group into its hex equivalent (supply zeroes to complete any incomplete block of four).

## Example:

Instruction
DIV

Op Code
001111

Op Code Grouped
00111100
LSupplied Zeros

Op Code (Hex Value)
$3 C$

TABLE 5-3. OP CODES BY FORMAT

| Format No. | Mnemonic | $\begin{gathered} \text { Op Code } \\ 012345678910 \end{gathered}$ | B | Op Code (Hex Value)* |
| :---: | :---: | :---: | :---: | :---: |
| 1 | A | 101 | 0 | A |
| 1 | $A B$ | 101 | 1 | B |
| 1 | C | 100 | 0 | 8 |
| 1 | CB | 100 | 1 | 9 |
| 1 | MOV | 110 | 0 | c |
| 1 | MOVB | 110 | 1 | D |
| 1 | S | 011 | 0 | 6 |
| 1 | SB | 011 | 1 | 7 |
| 1 | SOC | 117 | 0 | E |
| 1 | SOCB | 111 | 1 | F |
| 1 | SZC | 010 | 0 | 4 |
| 1 | SZCB | 010 | 1 | 5 |
| 2 | JEQ | 00010011 |  | 13 |
| 2 | JGT | 00010101 |  | 15 |
| 2 | JH | 00011011 |  | 1B |
| 2 | JHE | 00010100 |  | 14 |
| 2 | JL | 00011010 |  | 1A |
| 2 | JLE | 00010010 |  | 12 |
| 2 | JLT | 00010001 |  | 11 |
| 2 | JMP | 00010000 |  | 10 |
| 2 | JNC | 00010111 |  | 17 |
| 2 | JNE | 00010110 |  | 16 |
| 2 | JNO | 00011001 |  | 19 |
| 2 | JOC | 00011000 |  | 18 |
| 2 | JOP | 00011100 |  | 1 C |
| 2 | SBO | 00011101 |  | 10 |
| 2 | SBZ | 00011110 |  | 1E |

TABLE 5-3. OP CODES BY FORMAT (CONCLUDED)

| Format No. | Mnemonic | $\begin{gathered} \text { Op Code } \\ 012345678910 \end{gathered}$ | B | Op Code (Hex Value)* |
| :---: | :---: | :---: | :---: | :---: |
| 2 | TB | 00011111 |  | 1 F |
| 3 | coc | 001000 |  | 20 |
| 3 | CZC | 001001 |  | 24 |
| 3 | XOR | 001010 |  | 28 |
| 3 | MPY | 001110 |  | 38 |
| 3 | DIV | 001111 |  | 36 |
| 4 | LDCR | 001100 |  | 30 |
| 4 | STCR | 001101 |  | 34 |
| 5 | SLA | 00001010 |  | OA |
| 5 | SRA | 00001000 |  | 08 |
| 5 | SRC | 00001011 |  | OB |
| 5 | SRL | 00001001 |  | 09 |
| 6 | B | 0000010001 |  | 044 |
| 6 | BL | 0000011010 |  | 068 |
| 6 | BLWP | 0000010000 0000010011 |  | ${ }_{0}^{040}$ |
| 6 | SETO | 0000011100 |  | 070 |
| 6 | inv | 0000010101 |  | 054 |
| 6 | NEG | 0000010100 |  | 050 |
| 6 | ABS | 0000011101 |  | 074 |
| 6 | SWPB | 0000011011 |  | 06 C |
| 6 | INC | 0000010110 |  | 058 |
| 6 | ${ }^{\text {INCT }}$ | 0000010111 |  | ${ }^{05 C}$ |
| 6 | DEC | 0000011000 |  | 060 |
| 6 | DECT $\times$ | 0000011001 0000010010 |  | 064 048 |
| 7 | IDLE | 00000011010 |  | 034 |
| 7 | RSET | 00000011011 |  | 036 |
| 7 | CKOF | 00000011110 |  | 03 C |
| 7 | CKON | 00000011101 |  | 03A |
| 7 | LREX | 00000011111 |  | ${ }^{03 E}$ |
| 7 | RTWP | 00000011100 |  | 038 |
|  | Al | 00000010001 |  | 022 |
| 8 | ANDI | 00000010010 |  | 024 |
| 8 | Cl | 00000010100 |  | 028 |
| 8 | 4 | 00000010000 |  | 020 |
| 8 | ORI | 00000010011 |  | 026 |
| 8 | LWP1 | 00000010111 |  | 02E |
| 8 | LIMI | 00000011000 | : | 030 |
| 8 | STST STWP | 00000010110 0000010101 |  | ${ }_{02 \mathrm{C}}$ |
| 8 | STWP | 00000010101 |  | 02 A |
| 9 | XOP | 001011 |  | 2 C |

[^1]The TM 990/U89 microcomputer provides seven addressing modes. The addressing modes are as follows:

1. Direct Register Addressing
2. Indirect Register Addressing
3. Indirect Register Autoincrement Addressing
4. Symbolic Memory Addressing, Not Indexed
5. Symbolic Memory Addressing, Indexed
6. Immediate Addressing
7. Program Counter Relative Addressing

These addressing modes are described in the following paragraphs.

### 5.5.1.1 Direct Register Addressing ( $\mathrm{T}=\mathrm{OO}_{2}$ )

In direct register addressing, execution involves data contained within one of the 16 workspace registers. In the first example in Figure 5-6, both the source and destination operands are registers as noted in the assembly language example at the top of the figure. Both $T$ fields contain $00_{2}$ to denote direct register adressing and their associated register fields contain the binary value of the number of the register affected. The $110_{2}$ in the op code field identifies this instruction as move instruction. Since the B field contains a zero, the data moved will be the full 16 bits of the register ( 1 byte instruction addressing a register would address the left byte of the register). The instruction specifies moving the contents of register 1 to register 4 , thus changing the contents of register 4 to the same value as in register 1. Note that the assembly language statement is constructed so that the source register is the first item in the operand while the destination register is the second item in the operand. This order is reversed in the machine language construction with the destination register and its T field first and the source register and its $T$ field second.

### 5.5.1.2 Indirect Register Addressing ( $\mathrm{T}=0 \mathrm{O}_{2}$ )

In indirect register addressing, the register does not contain the data to be affected by the instruction; instead, the register contains the address within memory of where that data is stored. For example, the instruction in Figure 5-7 specifies to move the contents of register 1 to the address which is contained in register 4 (indirect register 4). (Note that an indirect register address is written as a term preceded by an asterisk (*).)

Instead of moving the value in register 1 to register 4 as was the case in Figure 5-6, the CPU must first read in the 16 -bit value in register 4 and use that value as a memory address at which location the contents of register 1 will be stored. In the example, register 4 contains the value 3D0016. This instruction stores the value in register 1 into memory address (M.A.) 3D00 $16 \cdot$


## EXAMPLE 2

ASSEMBLY LANGUAGE:
A R4,R10 ADD THE CONTENTS OF R4 (SOURCE) AND R10 (DESTINATION)
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

FIGURE 5-6. DIRECT REGISTER ADDRESSING EXAMPLES

## MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | >C501 |
|  | COD |  | B |  |  |  |  |  |  |  |  |  |  |  |  |  |



FIGURE 5-7. INDIRECT REGISTER ADDRESSING EXAMPLE

In direct register addressing, the contents of a register are addressed. In indirect register addressing, the CPU goes to the register to find out what memory location to address. This form of addressing is especially suited for repeating an instruction while accessing successive memory addresses. For example, if you wished to add a series of numbers in 100 consecutive memory locations, you could place the address of the first number in a register, and execute and add indirect through that register, causing the contents of the first memory address (source operand) to be added to another register or memory address (destination operand). Then you could increment the contents of the register containing the address of the number, loop back to the add instruction, and repeat the add, only this time you will be adding the contents of the next memory address to the accumulator (destination operand). This way a whole string of data can be summed using a minimum of instructions. Of course, you would have to include control instructions that would signal when the entire list of 100 addresses have been added, but there are obvious advantages in speed of operation, better utilization of memory space, and ease in programming.

### 5.5.1.3 Indirect Register Autoincrement Addressing ( $\mathrm{T}=11_{2}$ )

Indirect register autoincrement addressing is the same as indirect register addressing (paragraph 5.5.1.2) except for an additional feature - automatic incrementation of the register. This saves the requirement of adding an increment (by one or two) instruction to increment the register being used in the indirect mode. The increment will be a value of one for byte instructions (e.g. add byte or $A B$ ) or a value of two for full word instructions (e.g., add word or A).

In assembly language the register number is preceded by an asterisk (*) and followed by a plus sign (+) as shown in Figure 5-8. Note in the figure that the contents of register 4 was incremented by two since the instruction was a move word (vs. byte) instruction. If the example used a move byte instruction, the contents of the register would be incremented by one so that successive bytes would be addressed (the 16 -bit word word addresses in memory are always even numbers or multiples of two since each contains two bytes). Bytes are also addressed by various instructions of the 990 instruction set.

Note that only a register can contain the indirect address.
ASSEMBLY LANGUAGE:
MOV R1,*R4+ MOVE THE CONTENTS OF RITO ADDRESS CONTAINED IN R4, INCREMENT ADDRESS BY 2

## MACHINE LANGUAGE:




FIGURE 5-8. INDIRECT REGISTER AUTOINCREMENT ADDRESSING EXAMPLE

### 5.5.1.4 Symbolic Memory Addressing, Not Indexed ( $\mathrm{T}=\mathrm{F}_{2}$ )

This mode does not use a register as an address or as container of an address. Instead, the address is a 16-bit value stored in the second or third word of the instruction. The SR or DR fields will be all zeroes as shown for the destination register field in the first example of Figure 5-9. When the $T$ field contains $10_{2}$, the CPU retrieves the contents of the memory location and uses these contents as the effective address. In assembly language, a symbolic address is preceded by an at sign (e) to differentiate a numerical memory address from a register number. All alphanumeric labels must be preceded by a e sign; numerical values preceded by an e sign will be assembled as an absolute address.

In the second example in Figure 5-9, both the source and destination operands are symbolic memory addresses. In this case, the source address is the first word following the instruction and the destination is the second word following the instruction in machine language.

## EXAMPLE 1

```
ASSEMBLY LANGUAGE:
    MOV R1,@> 3F00 MOVE THE CONTENTS OF R1 TO ADDRESS > 3F00
    NOTE
    The > sign indicates hexidecimal representation.
```

MACHINE LANGUAGE:

|  | OP CODE |  |  | B | $T_{D}$ |  | DR |  |  |  | ${ }^{\text {T }}$ S |  |  | SR |  | 15 | $>\mathrm{C801}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |  |  |
| 1st WORD | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 2nd WORD | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $>3 \mathrm{~F} 00$ |

## M.A.



EXAMPLE 2

ASSEMBLY LANGUAGE.
MOV @ $>3$ FOA, $@>3 F 08$ MOVE THE CONTENTS OF $>3 F 0 A$ TO $>3 F 08$

MACHINE LANGUAGE:

1st WORD
2nd WORD
3rd WORD

| OP CODE |  |  |  | $T_{D}$ |  |  | DR |  |  | $\mathrm{T}_{\mathbf{S}}$ |  |  | SR |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

$>\mathrm{C820}$
$>$ 3FOA(SOURCE)
$>3 F 08$ IDESTINATION

|  | BEFORE | AFTER |
| :---: | :---: | :---: |
| M.A. |  |  |
| $3 F 08$ | FFFF | 0000 |
| $3 F 0 \mathrm{~A}$ | 0000 | 0000 |

### 5.5.1.5 Symbolic Memory Addressing, Indexed ( $\mathrm{T}=1 \mathrm{IO}_{2}$ )

Note that the $T$ field for indexed as well an non-indexed symbolic addressing is the same $\left(10_{2}\right)$. In order to differentiate between the two different modes, the associated SR or DR field is interrogated; if this field is all zeroes $\left(\mathrm{OOOO}_{2}\right)$, non-indexed addressing is specified; if the SR or DR field is greater than zero, indexing is specified and the non-zero value is the index register number. As a result, register 0 cannot be used as an index register.

In assembly langage, the symbolic address is followed by the number of the index register in parentheses. In the example in Figure 5-10, the source operand in non-indexed symbolic memory addressing while the destination operand is indexed symbolic memory addressing. In this case, the destination effective address is the sum of the $3 F 0216$ value in the source memory address word plus the value in the index register ( 000416 ). The effective address in this case is $3 F 0616$ as shown by the addition in the left part of the figure.

Note that only symbolic addressing can be indexed.

ASSEMBLY LANGUAGE:
MOV @ > 3F00,@ > 3F02(R1)
MOVE THE CONTENTS OF > 3 FOO TO > 3FO2 + RI CONTENTS
machine Language:

| OP CODE |  |  | B | TD |  |  | DR |  |  | $\mathrm{T}_{\mathbf{S}}$ |  | SR |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

$>$ C860
$>3 F 00$ (SOURCE)
$>3 F 02$ 'IDESTINATION

|  |  |  | BEFORE | AFTER |
| :---: | :---: | :---: | :---: | :---: |
|  | M.A. |  |  |  |
|  |  | R0 |  |  |
|  |  | R1 | 0004 | 0004 |
|  |  | R2 |  |  |
| $>3 \mathrm{F02}$ (D) |  |  |  |  |
| +0004 (R1) | 3F00 |  | FFEE | FFEE |
| $>3 F 06$ | 3F02 |  | 0000 | 0000 |
|  | 3F04 |  | 0000 | 0000 |
|  | 3F06 |  | 0000 | FFEE |

FIGURE 5-10. SYMBOLIC MEMORY ADDRESSING, INDEXED EXAMPLE

This mode allows an absolute value to be specified as an operand this value is used in connection with a register contents or is loaded into the WP or the Status Register interrupt mask. Examples are shown below:

| LI | R2, 100 | LOAD 100 INTO REGISTER 2 |
| :--- | :--- | :--- |
| CI | R8 $>100$ | COMPARE R CONTENTS TO $>100$, RESULTS IN ST |
| LWPI | $>3 C 00$ | SET WP TO MA $>3$ C00 |

### 5.5.1.7 Program Counter Relative Addressing

This mode allows a change in Program Counter contents, either an unconditional change or a change conditional on Status Register contents. Examples are shown below:

| JMP | $\$+6$ | JUMP TO LOCATION, 6 BYTES FORWARD |
| :--- | :--- | :--- |
| JMP | THERE | JUMP TO LOCATION LABELLED THERE |
| JEQ | $\$+4$ | IF ST EQ BIT $=1$, JUMP 4 BYTES (MA + 4) |
| JMP | $>3 E 26$ | JUMP TO MA >3E26 (LINE-BY-LINE ASSEMBLER ONLY) |

The dollar sign (\$) means "from this address"; thus $\$+6$ means "this address plus 6 bytes."

### 5.6 INSTRUCTIONS

Table 5-4 lists terms used in describing the instruction of the TM 990/U89. Table 5-5 is an alphabetical list of instructions. Table 5-6 is a numerical list of instructions by op code. Examples are shown in both assembly language (A.L.) and machine language (M.L.). The greater-than sign ( $>$ ) indicates hexadecimal.

TABLE 5-4. INSTRUCTION DESCRIPTION TERMS

| TERM | DEFINITION | TERM | DEFINITION |
| :---: | :---: | :---: | :---: |
| B | Byte indicator ( 1 = byte, $0=$ word $)$ | $T_{D}$ | Destination address modifier |
| C | Bit count | $\mathrm{T}_{S}$ | Source address modifier |
| DR | Destination address register | WR or R | Workspace register |
| DA | Destination address | WRn or Rn | Workspace register n |
| 10p | Immediate operand | ( $n$ ) | Contents of $n$ |
| $\operatorname{LSB}(\mathrm{n})$ | Least significant (right most) bit of ( n ) | $a \rightarrow b$ | $a$ is transferred to b |
| M.A. | Memory Address | (a) $\rightarrow$ b | Contents of a are transferred to b |
| MSB(n) | Most significant (left most) bit of ( n ) | [ n ] | Absolute value of $n$ |
| N | Don't care | + | Arithmetic addition |
| PC | Program counter | - | Arithmetic subtraction |
| Result | Result of operation performed by instruction | AND | Logical AND |
| SR | Source address register | OR | Logical OR |
| SA | Source address | ( + | Logical exclusive OR |
| ST | Status register | $\stackrel{\square}{\square}$ | Logical complement of $n$ |
| STn | Sit n of status register | $>$ | Hexadecimal value |

TABLE 5-5. INSTRUCTION SET, ALPHABETICAL INDEX

| ASSEMBLY <br> LANGUAGE MNEMONIC | MACHINE <br> LANGUAGE OP CODE | FORMAT | STATUS REG. BITS AFFECTED | RESULT COMPARED TO ZERO | INSTRUCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | A000 | 1 | 0-4 | X | Add (word) |
| AB | B000 | 1 | 0-5 | $x$ | Add (byte) |
| ABS | 0740 | 6 | 0.2 | $x$ | Absolute Value |
| AI | 0220 | 8 | 0.4 | $x$ | Add Immediate |
| ANDI | 0240 | 8 | 0-2 | X | AND Immediate |
| $B$ | 0440 | 6 |  |  | Branch |
| BL | 0680 | 6 | -- |  | Branch and Link (R11) |
| BLWP | 0400 | 6 | - |  | Branch; New Workspace Pointer |
| C | 8000 | 1 | 0-2 |  | Compare (word) |
| CB | 9000 | 1 | 0-2,5 |  | Compare (byte) |
| Cl | 0280 | 8 | 0-2 |  | Compare Immediate |
| CKOF | 03 CO | 7 | - |  | User Defined |
| CKON | 03A0 | 7 | - |  | User Defined |
| CLR | 04C0 | 6 |  |  | Clear Operand |
| COC | 2000 | 3 | 2 |  | Compare Ones Corresponding |
| CZC | 2400 | 3 | 2 |  | Compare Zeroes Corresponding |
| DEC | 0600 | 6 | 0.4 | $x$ | Decrement (by one) |
| DECT | 0640 | 6 | 0-4 | $x$ | Decrement (by two) |
| DIV | 3 C 00 | 9 | 4 |  | Divide |
| IDLE | 0340 | 7 | -- |  | Computer Idie |
| INC | 0580 | 6 | 0-4 | $x$ | Increment (by one) |
| INCT | 05 CO | 6 | 0-4 | $x$ | Increment (by twol |
| INV | 0540 | 6 | 0-2 | $\times$ | Invert (One's Complement) |
| JEQ | 1300 | 2 | - |  | Jump Equal (ST2=1) |
| JGT | 1500 | 2 | - |  | Jump Greater Than (ST1-1), Arithmetic |
| JH | 1800 | 2 | - |  | Jump High (STO=1 and ST2 $=0$ ), Logical |
| JHE | 1400 | 2 |  |  | Jump High or Equal (ST0 or ST2 1), Logical |
| JL | 1 A00 | 2 | - |  | Jump Low (ST0 and ST2-0), Logical |
| JLE | 1200 | 2 | $\cdots$ |  | Jump Low or Equal (ST0:0 or ST $2 \cdots 1$ ), Logical |
| JLT | 1100 | 2 | -- |  | Jump Less Than (ST1 and ST2:0), Arithmetic |
| JMP | 1000 | 2 | - |  | Jump Unconditional |
| JNC | 1700 | 2 | - |  | Jump No Carry (ST3=0) |
| JNE | 1600 | 2 | --- |  | Jump Not Equal ( $\mathrm{ST} 2=0$ ) |
| JNO | 1900 | 2 | -- |  | Jump No Overflow (ST4=0) |
| JOC | 1800 | 2 | - |  | Jump On Carry (ST3=1) |

TABLE 5-5. INSTRUCTION SET, ALPHABETICAL INDEX (Concluded)

| ASSEMBLY language MNEMONIC | MACHINE LANGUAGE OP CODE | FORMAT | STATUS REG. BITS AFFECTED | $\qquad$ | INSTRUCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JOP | $1 \mathrm{C00}$ | 2 | -- |  | Jump Odd Parity (ST5-1) |
| LDCR | 3000 | 4 | 0-2,5 | $x$ | Load CRU |
| Ll | 0200 | 8 | -- | X | Load Immediate |
| LIMI | 0300 | 8 | 12-15 |  | Load Interrupt Mask Immediate |
| LREX | O3E0 | 7 | 12-15 |  | Load and Execute |
| LWPI | 02E0 | 8 | - |  | Load Immediate to Workspace Pointer |
| MOV | C000 | 1 | $0-2$ | $x$ | Move (word) |
| MOVB | D000 | 1 | 0-2,5 | X | Move (byte) |
| MPY | 3800 | 9 | - |  | Multiply |
| NEG | 0500 | 6 | 0-2 | $x$ | Negate (Two's Complement) |
| ORI | 0260 | 8 | 0-2 | $x$ | OR Immediate |
| RSET | 0360 | 7 | 12-15 |  | Reset AU |
| RTWP | 0380 | 7 | 0.15 |  | Return from Context Switch |
| S | 6000 | 1 | 0-4 | $x$ | Subtract (word) |
| SB | 7000 | 1 | $0-5$ | $x$ | Subtract (byte) |
| SBO | 1000 | 2 | - |  | Set CRU Bit to One |
| SBZ | 1 E00 | 2 | - |  | Set CRU Bit to Zero |
| SETO | 0700 | 6 | -- |  | Set Ones |
| SLA | 0 O00 | 5 | $0-4$ | $x$ | Shift Left Arithmetic |
| SOC | E000 | 1 | 0.2 | $x$ | Set Ones Corresponding (word) |
| SOCB | F000 | 1 | 0.2,5 | $x$ | Set Ones Corresponding (byte) |
| SRA | 0800 | 5 | 0-3 | X | Shift Right (sign extended) |
| SRC | 0 BOO | 5 | 0-3 | $x$ | Shift Right Circular |
| SRL | 0900 | 5 | 0-3 | $x$ | Shift Right Logical |
| STCR | 3400 | 4 | 0-2,5 | $x$ | Store From CRU |
| STST | 02CO | 8 | .-. |  | Store Status Register |
| STWP | 02A0 | 8 | - |  | Store Workspace Pointer |
| SWPB | 06C0 | 6 | - |  | Swap Bytes |
| SZC | 4000 | 1 | 0-2 | $x$ | Set Zeroes Corresponding (word) |
| SZCB | 5000 | 1 | 0-2,5 | $\times$ | Set Zeroes Corresponding (byte) |
| TB | 1 F00 | 2 | 2 |  | Test CRU Bit |
| $\times$ | 0480 | 6 | - |  | Execute |
| XOP | 2C00 | 9 | 6 |  | Extended Operation |
| XOR | 2800 | 3 | 0.2 | $x$ | Exclusive OR |

TABLE 5-6. INSTRUCTION SET, NUMERICAL INDEX

| MACHINE LANGUAGE op CODE (HEXADECIMAL) | ASSEMBLY LANGUAGE MNEMONIC | INSTRUCTION | FORMAT | STATUS BITS AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
| 0200 | LI | Load Immediate | 8 | 0-2 |
| 0220 | AI | Add Immediate | 8 | $0-4$ |
| 0240 | ANDI | And Immediate | 8 | 0.2 |
| 0260 | ORI | Or Immediate | 8 | 0-2 |
| 0280 | Cl | Compare Immediate | 8 | 0-2 |
| 02A0 | STWP | Store WP | 8 | - |
| 02C0 | STST | Store ST | 8 | - |
| 02E0 | LWPI | Load WP Immediate | 8 | - |
| 0300 | LIMI | Load Int. Mask | 8 | 12-15 |
| 0340 | IDLE | Idle | 7 | - |
| 0360 | RSET | Reset AU | 7 | 12-15 |
| 0380 | RTWP | Return from Context Sw. | 7 | 0.15 |
| 03A0 | CKCN | User Defined | 7 | - |
| 03 CO | CKOF | User Defined | 7 | - |
| 03E0 | LREX | Load \& Execute | 7 | - |
| 0400 | BLWP | Branch; New WP | 6 | - |
| 0440 | B | Branch | 6 | - |
| 0480 | $\times$ | Execute | 6 | - |
| 04C0 | CLR | Clear to Zeroes | 6 | - |
| 0500 | NEG | Negate to Ones | 6 | 0-2 |
| 0540 | INV | Invert | 6 | 0-2 |
| 0580 | INC | Increment by 1 | 6 | 0-4 |
| 05 C 0 | INCT | Increment by 2 | 6 | $0-4$ |
| 0600 | DEC | Decrement by 1 | 6 | 0.4 |
| 0640 | DECT | Decrement by 2 | 6 | 0-4 |
| 0680 | BL | Branch and Link | 6 | - |
| 06C0 | SWPB | Swap Bytes | 6 | - |
| 0700 | SETO | Set to Ones | 6 | - |
| 0740 | ABS | Absolute Value | 6 | 0-2 |
| 0800 | SRA | Shift Right Arithmetic | 5 | 0-3 |
| 0900 | SRL | Shift Right Logical | 5 | $0-3$ |
| OAOO | SLA | Shift Left Arithmetic | 5 | 0.4 |
| 0800 | SRC | Shift Right Circular | 5 | 0.3 |
| 1000 | JMP | Unconditional Jump | 2 | - |
| 1100 | JLT | Jump on Less Than | 2 | - |
| 1200 | JLE | Jump on Less Than or Equal | 2 | - |
| 1300 | JEO | Jump on Equal | 2 | - |
| 1400 | JHE | Jump on High or Equal | 2 | - |
| 1500 | JGT | Jump on Greater Than | 2 | - |
| 1600 | JNE | Jump on Not Equal | 2 | - |
| 1700 | JNC | Jump on No Carry | 2 | - |
| 1800 | Joc | Jump on Carry | 2 | -- |
| 1900 | JNO | Jump on No Overfiow | 2 | - |
| 1 A 00 | JL | Jump on Low |  | - |
| 1800 | JH | Jump on High | 2 | - |
| $1 \mathrm{C00}$ | JOP | Jump on Odd Parity | 2 | - |
| 1000 | SBO | Set CRU Bits to Ones | 2 | - |
| 1 E00 | SBZ | Set CRU Bits to Zeroes | 2 | - |
| 1 F00 | TB | Test CRU Bit | 2 | 2 |
| 2000 | coc | Compare Ones Corresponding | 3 | 2 |

Table 5-6. INSTRUCTION SET, NUMERICAL INDEX (Concluded)

| MACHINE <br> LANGUAGE OP CODE (HEXADECIMAL | ASSEMBLY LANGUAGE MNEMONIC | INSTRUCTION | FORMAT | STATUS BITS <br> AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
| 2400 | CZC | Compare Zeroes Corresponding | 3 | 2 |
| 2800 | XOR | Exclusive Or | 3 | 0-2 |
| 2 COO | XOP | Extended Operation | 9 |  |
| 3000 | LDCR | Load CRU | 4 | 0-2,5 |
| 3400 | STCR | Store CRU | 4 | 0-2,5 |
| 3800 | MPY | Multiply | 9 | - |
| 3 COO | DIV | Divide | 9 | 4 |
| 4000 | SZC | Set Zeroes Corresponding (Word) | 1 | 0-2 |
| 5000 | SZCB | Set Zeroes Corresponding (Byte) | 1 | 0-2,5 |
| 6000 | S | Subtract Word | 1 | 0-4 |
| 7000 | SB | Subtract Byte | 1 | 0-5 |
| 8000 | C | Compare Word | 1 | 0-2 |
| 9000 | CB | Compare Byte | 1 | 0-2,5 |
| A000 | A | Add Word | 1 | 0-4 |
| 8000 | AB | Add Byte | 1 | $0-5$ |
| C000 | MOV | Move Word | 1 | $0-2$ |
| D000 | MOVB | Move Byte | 1 | 0-2,5 |
| E000 | SOC | Set Ones Corresponding (Word) | 1 | $0-2$ |
| F000 | SOCB | Set Ones Corresponding (Byte) | 1 | 0-2,5 |

### 5.6.1 Format 1 Instructions

These are dual operand instructions with multiple addressing modes for source and destination operands.

GENERAL FORMAT:


If $B=1$, the operands are bytes and the operand addresses are byte addresses. If $B=0$, the operands are words and the operand addresses are word addresses.

| MNEMONIC | OP CODE | B | MEANING | RESULT | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012 | 3 |  | COMPARED TOO | $\begin{gathered} \text { BITS } \\ \text { AFFECTED } \end{gathered}$ |  |
| A | 1001 | 0 | Add | Yes | 0-4 | $(S A)+(D A) \rightarrow(D A)$ |
| $A B$ | 1001 | 1 | Add bytes | Yes | 0.5 | $(S A)+(D A) \rightarrow(D A)$ |
| C | 100 | 0 | Compare | No | 0.2 | Compare (SA) to (DA) and set appropriate status bits |
| $C B$ | 100 | 1 | Compare bytes | No | 0-2.5 | Compare (SA) to (DA) and set appropriate status bits |
| MOV | 110 | 0 | Move | Yes | 0.2 | $(S A) \rightarrow(D A)$ |
| MOVB | 110 | 1 | Move bytes | Yes | 0-2,5 | $(S A) \rightarrow(D A)$ |
| S | 0 | 0 | Subtract | Yes | 0.4 | $(D A)-(S A) \rightarrow(D A)$ |
| SB | $0 \quad 11$ | 1 | Subiract bytes | Yes | 0.5 | $(\mathrm{DA})-(\mathrm{SA}) \rightarrow(\mathrm{DA})$ |
| SOC | 111 | 0 | Set ones corresponding | Yes | 0.2 | $(D A) O R(S A) \rightarrow(D A)$ |
| SOCB | $1 \quad 1$ | 1 | Set ones corresponding bytes | Yes | 0-2,5 | $(\mathrm{DA})$ OR $(S A) \rightarrow(D A)$ |
| SZC | 010 | 0 | Set zeroes corresponding | Yes | 0-2 | $(\mathrm{DA}) \mathrm{AND}(\overline{S A}) \rightarrow(\mathrm{DA})$ |
| SZCB | 010 | 1 | Set zeroes corresponding bytes | Yes | 0-2.5 | $(\mathrm{DA}) \mathrm{AND}(\overline{S A}) \rightarrow(\mathrm{DA})$ |

EXAMPLES
(1) ASSEMBLY LANGUAGE:

A @>100,R2 ADD CONTENTS OF MA $>100 \& R 2$, SUM IN R2

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>A O A O$
$>0100$
(2) ASSEMBLY LANGUAGE:

CB R1,R2 COMPARE BYTE R1 TO R2, SET ST
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

$>9081$

## NOTE

In byte instruction designating a register, the left byte is used. In the above example, the left byte ( 8 MSB 's) of $R 1$ is compared to the left byte of $R 2$, and the $S T$ set to the results.

### 5.6.2 Format 2 Instructions

### 5.6.2.1 Jump Instructions

Jump instructions cause the $P C$ to be loaded with the value $P C+2$ (signed displacement) if bits of the Status Register are at specified values. Otherwise, no operation occurs and the next instruction is executed since the PC was incremented by two and now points to the next instruction. The signed displacement field is a word (not byte) count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words ( -256 to 254 bytes) from the memory address following the jump instruction. No ST bits are affected by a jump instruction.

## GENERAL FORMAT:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | ST CONDITION TO CHANGE PC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |
| JEQ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | Jump equal | $S T 2=1$ |
| JGT | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Jump greater than | ST1 $=1$ |
| JH | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | Jump high | STO $=1$ and ST2 $=0$ |
| JHE | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Jump high or equal | STO $=1$ or ST2 $=1$ |
| JL | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Jump low | STO $=0$ and ST2 $=0$ |
| JLE | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Jump low or equal | STO $=0$ or ST2 $=1$ |
| JLT | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Jump less than | $\mathrm{ST} 1=0$ and $\mathrm{ST} 2=0$ |
| JMP | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Jump unconditional | unconditional |
| JNC | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | Jump no carry | $\mathrm{ST} 3=0$ |
| JNE | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Jump not equal | $S T 2=0$ |
| JNO | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | Jump no overflow | ST4 $=0$ |
| JOC | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Jump on carry | ST3 $=1$ |
| JOP | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | Jump odd parity | ST5 $=1$ |

In assembly language, $\$$ in the operand indicates "at this instruction". Essentially JMP $\$$ causes an unconditional loop to the same instruction location, and JMP $\$+2$ is essentially a no-op ( $\$+2$ means "here plus two bytes). Note that the number following the $\$$ is a byte count while displacement in the machine language is in words.

## EXAMPLES

(1) ASSEMBLY LANGUAGE:

JEO \$+4 IF EO BIT SET, SKIP 1 INSTRUCTION
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |



The above instruction continues execution 4 bytes ( 2 words) from the instruction location or, in other words, two bytes (one word) from the Program Counter value (incremented by 2 and now pointing to next instruction while JEQ executes). Thus, the signed displacement of 1 word ( 2 bytes) is the value to be added to the PC.
(2) ASSEMBLY LANGUAGE:

JMP $\$$ REMAIN AT THIS LOCATION

## MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $>10 F F$ |



CONTINUOUS LOOP
TO JMP \$ ( $>$ FF = -1 WORD)

This causes an unconditional loop back to one word less than the Program Counter value ( $P C+F F=P C-1$ word). The Status Register is not checked. A JMP $\$+2$ means "go to the next instruction" and has a displacement of zero (a no-op). No-ops can substitute for deleted codes or can be used for timing purposes.

### 5.6.2.2 CRU Single-Bit Instructions

These instructions test or set values at the Communications Register Unit (CRU). The CRU bit is selected by the CRU address in bits 4 to 14 of register 12 plus the signed displacement value. The selected bit is set to a one or zero, or it is tested and the bit value placed in equal bit (2) of the Status Register. The signed displacement has a value of -128 to 127.

NOTE
CRU addressing is discussed in detail in Section 7.

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Format: |  |  |  | OP | DE |  |  |  |  |  | SIGNE | D | LAC | MEN |  |  |


| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | AFFECTED |  |
| SBO | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | Set bit to one | - | Set the selected CRU output bit to 1 . |
| SBZ | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | Set bit to zero | - | Set the selected CRU output bit to 0 . |
| TB | 0 | 0 | 0 | $\dagger$ | 1 | 1 |  | 1 | Test bit | 2 | If the selected CRU input bit - 1 , set ST2. |

EXAMPLE
R12, BITS 4 TO $14=>100$
ASSEMBLY LANGUAGE:
SBO 4 SET CRU ADDRESS >104 TO ONE

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

$>1004$

### 5.6.3 Format 3/9 Instructions

These are dual oparand instructions with multiple addressing modes for the source operand, and workspace register addressing for the destination. The MPY and DIV instructions are termed format 9 but both use the same format as format 3. The XOP instruction is covered in paragraph 5.6.9.


| MNEMONIC | OP CODE | MEANING | $\begin{gathered} \text { RESULT } \\ \text { COMPARED } \\ \text { TO 0 } \end{gathered}$ | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COC | 001000 | Compare ones corresponding | No | 2 | Test (DR) to determine if 0 's are in each bit position where 1 's are in (SA). If so, set ST2. |
| CZC | 001001 | Compare zeros corresponding | No | 2 | Test (DR) to determine if 0 's are in each bit position where 1 's are in (SA). If so, set ST2. |
| XOR | 001010 | Exclusive OR | Yes | 0.2 | $(D R) \oplus(S A) \rightarrow(D R)$ |
| MPY | 001110 | Multiply | No |  | Multiply unsigned (DR) by unsigned (SA) and place unsigned 32-bit product in DR (most signiticant) and DR + 1 (least significant). If WR15 is DR, the next word in memory after WR15 will be used for the least significant half of the product. |
| DIV | 001111 | Divide | No | 4 | If unsigned (SA) is less than or equal to unsigned (DR), perform no operation and set ST4. Otherwise divide unsigned (DR) and (DR) by unsigned (SA). Quotient $\rightarrow$ (DR), remainder $\rightarrow(D R+1)$. If DR-15, the next word in memory after WR15 will be used for the remainder. |
| $\text { Exclusive OR Logic } \begin{aligned} 1 \oplus 0 & =1 \\ 0 \oplus 0 & =0 \\ 1 \oplus 1 & =0 \end{aligned}$ |  |  |  |  |  |

EXAMPLES
(1) ASSEMBLY LANGUAGE:

MPY R2,R3 MULTIPLY CONTENTS OF R2 AND R3, RESULT IN R3 AND R4
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 00 | 15 |
| :--- |

$>38 \mathrm{C} 2$


The destination operand is always a register, and the values multiplied $16-$ bits unsigned. The 32 -bit result is placed in the destination register and destination register +1 , zero filled on the left.
(2) ASSEMBLY LANGUAGE:

DIV @ > 3E00, R5 DIVIDE CONTENTS OF R5 AND R6 BY VALUE AT M.A. > 3E00
machine language:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $>3060$ |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $>3 E 00$ |



The unsigned 32 -bit value in the destination register and destination register +1 is divided by the source operand value. The result is placed in the destination register. The remainder is placed in the destination register +1 .
(3) ASSEMbly language:

COC R10,R11 ONES IN R10 ALSO IN R11?
machine language:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |

$>22 \mathrm{CA}$

Locate all binary ones in the source operand. If the destination operand also has ones in these positions, set the equal flag in the Status Register; otherwise, reset this flag. The following sets the equal flag:

>AAOC
>EFCD
Set EQ bit in Status Register to 1.
5.6.4 Format 4 (CRU Multibit) Instructions

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Format: |  |  |  |  |  |  |  |  |  |  | ${ }^{\text {T }}$ S |  |  |  |  |  |

The $C$ field specifies the number of bits to be transferred. If $C=0,16$ bits will be transferred. The CRU base register (WR 12, bits 4 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR12 are not affected. $T_{S}$ and $S A$ provide multiple mode addressing capability for the source operand. If 8 or fewer bits are transferred ( $C=1$ through 8), the source address is a byte address. If 9 or more bits are transferred ( $C=0,9$ through 15), the source address is a word (even number) address. If the source addressed in the workspace register indirect autoincrement mode, the workspace register is incremented by 1 if $C=1$ through 8 , and is incremented by 2 otherwise.

| MNEMONIC | OP CODE | MEANING | $\qquad$ | $\begin{aligned} & \text { STATUS } \\ & \text { BITS } \\ & \text { AFFECTED } \\ & \hline \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345 |  |  |  |  |
| LDCR | 001100 | Load communcation register | Yes | 0.2.5 ${ }^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU. |
| STCR | 001101 | Store communcation register | Yes | 0-2,5 ${ }^{\text {+ }}$ | Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0 . |

TST5 is affected only if $1 \leqslant \mathrm{c} \leqslant 8$.

## EXAMPLE

ASSEMBLY LANGUAGE:
LDCR @ $>3 E 00,8$ LOAD 8 BITS ON CRU FROM M.A. $>3 E 00$
machine language:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>3220$
$>3 E 00$

NOTE

CRU addressing is discussed in detail in Section 7.

### 5.6.5 Format 5 (Shift) Instructions

These instructions shift (left, right, or circular) the bit patterns in a workspace register. The last bit value shifted out is placed in the carry bit (3) of the Status Register. If the SLA instruction causes a one to be shifted into the sign bit, the ST overflow bit (4) is set. The C field contains the number of bits to shift.


If $\mathrm{C}=0$, bits 12 through 15 of RO contain the shift count. If $\mathrm{C}=0$ and bits 12 through 15 of $W R O=0$, the shift count is 16 .

| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  | MEANING | RESULT COMPARED$\text { TO } 0$ | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 2 | 3 | 4 | 5 | 6 | 7 |  |  |  |  |
| SLA | 0 |  |  | 0 | 0 | 1 | 0 | 1 | 0 | Shift ieft arithmetic | Yes | 0.4 | Shift (R) left. Fill vacated bit positions with 0 . |
| SRA | 0 |  |  | 0 | 0 | 1 | 0 | 0 | 0 | Shift right arithmetic | Yes | 0.3 | Shift (R) right. Fill vacated bit positions with original MSB of (R). |
| SRC | 0 |  |  | 0 | 0 | 1 | 0 | 1 | 1 | Shift right circular | Yes | 0-3 | Shift (R) right. Shift previous LSB into MSB. |
| SRL |  |  |  | 0 | 0 | 1 | 0 | 0 | 1 | Shift right logical | Yes | 0.3 | Shift (R) right. Fill vacated bit positions with 0 's. |

## EXAMPLES

(1) ASSEMBLY LANGUAGE:

SRA R1,2 SHIFT R1 RIGHT 2 POSITIONS, CARRY SIGN
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |


$>8 \mathrm{FOF}$
(2) ASSEMBLY LANGUAGE:

SRC R5,4 CIRCULAR SHIFT R5 4 POSITIONS
MACHiNE LANGUAGE:

$>0 B 45$

(3) ASSEMBLY LANGUAGE:

SLA R1,0 SHIFT COUNT IN RO


### 5.6.6 Format 6 Instructions

These are single operand instructions.


The $T_{S}$ and $S$ fields provide multiple mode addressing capability for the source operand.

| MNEMONIC | OP CODE | MEANING | $\begin{gathered} \text { RESULT } \\ \text { COMPARED } \\ \text { TO } 0 \\ \hline \end{gathered}$ | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0123456789 |  |  |  |  |
| B | $\begin{array}{llllllllll} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{array}$ | Branch <br> Branch and link Branch and load workspace pointer | No | - | $S A \rightarrow(P C)$ |
| BL |  |  | No | - | $(\mathrm{PC}) \rightarrow(\mathrm{R} 11) ; S \mathrm{SA} \rightarrow(\mathrm{PC})$ |
| BLWP |  |  | No | - | $(S A) \rightarrow(W P) ;(S A+2) \rightarrow(P C)$; (old WP) $\rightarrow$ (new WR 13 ) |
|  |  |  |  |  | (old PC) $\rightarrow$ (new WR14): |
|  |  |  |  |  | (old ST) $\rightarrow$ (new WR 15): |
|  |  |  |  |  | the interrupt input ( $\overline{\text { NTREQ }}$ ) is not |
|  |  |  |  |  | tested upon completion of the |
|  |  |  |  |  | BLWP instruction. |
| CLR | 000000100011 | Clear operand | No | - | $0000 \rightarrow$ (SA) |
| SETO | 000000001111000 | Set to ones | No | - | FFFF $16{ }^{\text {- }}$ (SA) |
| INV | 000000001001001 | Invert | Yes | 0.2 | $(\overline{S A}) \rightarrow(S A)$ (ONE'S complement) |
| NEG | 00000001001000 | Negate | Yes | 0.4 | $-(S A) \rightarrow$ (SA MTWO'S complement) |
| ABS | $\begin{array}{llllllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1\end{array}$ | Absolute value* | No | 0.4 | [(SA)] $\rightarrow$ (SA) |
| SWPB | 0000000119011 | Swap bytes | No | - | (SA), bits 0 thru $7 \rightarrow(S A)$, bits |
|  |  |  |  |  | 8 thru 15: (SA), buts 8 thru $15 \rightarrow$ (SA), bits 0 thru 7. |
| INC | 0000000101010 | Increment | Yes | 0.4 | $(S A)+1 \rightarrow(S A)$ |
| INCT | $\begin{array}{lllllllllll}0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1\end{array}$ | Increment by two | Yes | 0.4 | $(S A)+2 \rightarrow(S A)$ |
| DEC | 000000001110000 | Decrement | Yes | 0-4 | $(S A)-1 \rightarrow(S A)$ |
| DECT | 00000001110001 | Decrement by two | Yes | 0-4 | $(S A)-2 \rightarrow(S A)$ |
| $\chi^{\dagger}$ | 0000010010 | Execute | No | - | Execute the instruction at SA. |

*Operand is compared to zero for setting the status bit (i.e., before execution).
$t_{\text {If additional memory words for the execute instruction are required to define the operands of the instruction located at } S A \text {, these }}$ words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the TMS 9900 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

## EXAMPLES

(1) ASSEMBLY LANGUAGE:
B *R2 BRANCH TO M.A. IN R2

## MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |

$>0452$
M.A. >3DDO

$P C \quad \begin{array}{llll} & D & D & D\end{array}$
(AFTER)
(2) ASSEMBLY LANGUAGE:

BL @ > 3F00 BRANCH TO M.A. > 3F00, SAVE OLD PC VALUE (AFTER EXECUTION) IN R1 MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>06 A 0$
$>3 \mathrm{FOO}$

(3) ASSEMBLY language:

BLWP @ > 3F00 BRANCH, GET NEW WORKSPACE AREA
MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

This context switch provides a new workspace register file and stores return values in the new workspace. See Figure 5-11. The operand ( $>3 \mathrm{FOO}$ above) is the M.A. of a two-word transfer vector, the first word the new WP value, the second word the new PC value.


FIGURE 5-11. BLWP EXAMPLE
5.6.7 Format 7 (RTWP, Control) Instructions


External instructions cause the three address lines (A13, A0, A1) to be set to the levels described in the table below and cause the CRUCLK line to be pulsed, allowing external control functions to be interpreted during CRUCLK at A13, A0, and A1. The RSET instruction resets the I/0 lines on the TMS 9901 to input lines; the TMS 9902 is not affected. RSET also clears the interrupt mask in the Status Register. The LREX instruction causes a delayed load interrupt, delayed by two IAQ cycles after LREX execution. The load operation gives control to the monitor.

| MNEMONIC | OP CODE | MEANING | status BITS AFFECTED | DESCRIPTION | ADDRESS BUS* |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345678910 |  |  |  | A13 A0 A1 |
| IDLE | 00000011010 | Idle | - | Suspend TMS 9980 instruction execution until an interrupt, $\overline{L O A D}$, or RESET occurs | L H L |
| RSET | 00000011011 | Reset $1 / 0$ \& SR ${ }^{*}$ | 12-15 | $0 \rightarrow$ ST 12 thru ST15, RESET | L H H |
| CKOF | 00000011110 | User defined |  | --- | H H L |
| CKON | 00000011101 | User defined |  | --- | H L H |
| LREX | 00000011111 | Load interrupt |  | Control to UNIBUG | HH H |
| RTWP | 00000011100 | Return from | 0-15 | $(\mathrm{R} 13) \rightarrow(\mathrm{WP})$ |  |
|  |  | Subroutine |  | $(\mathrm{R} 14) \rightarrow(\mathrm{PC})$ |  |
|  |  |  |  | $(\mathrm{R} 15) \rightarrow(\mathrm{ST})$ |  |

* This instruction causes the interrupt mask in the TMS 9980 to be zeroed, generates a signal to reset the I/O devices (except 9902's), and also traps to location $000{ }_{16}$ (causes a level 0 or RESET interrupt).

Essentially, the RTWP instruction is a return to the next instruction that follows the BLWP instruction (i.e., RTWP is a return from a BLWP context switch, similar to the B *R11 return from a BL instruction). BLWP provides the necessary values in registers 13, 14, and 15 (see Figure 5-11.)

## EXAMPLE

## ASSEMBLY LANGUAGE: <br> RTWP RETURN FROM CONTEXT SWITCH

## MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | .10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

RTWP RETURNTOPREVIOUS PC(R14), WP(R13), AND ST(R15) VALUES


EXECUTION BEGINS AT M.A. $>3 C 84$
WITH RO AT M.A. >3COO.

### 5.6.8 Format 8 (Immediate, Internal Register Load/Store) Instructions

### 5.6.8.1 Immediate Register Instructions

General format:



AND Logic: $\quad \begin{aligned} 0.1,1.0 & =0 \\ 0.0 & =0 \\ 1.1 & =1\end{aligned}$
OR Logic: $\quad 0+1,1+0=1$
$0+1.1+0=1$
$0+0=0$
$1+1=1$

### 5.6.8.2 Internal Register Load Immediate Instructions

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General format: | OP CODE |  |  |  |  |  |  |  |  |  |  |  |  | N |  |  |
|  | IOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  |  | MEANING | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |  | 10 |  |  |
| LWPI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 1 | Load workspace pointer immediate | $1 \mathrm{OP} \rightarrow(\mathrm{WP})$, no ST bits affected |
| LIM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  | 0 | Load interrupt mask | IOP. bits 12 thru $15 \rightarrow$ ST 12 thru ST 15 |

### 5.6.8.3 Internal Register Store Instructions



No ST bits are affected.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  |  | MEANING | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |  |  | 10 |  |  |
| STST | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  | 0 | Store status register | $(S T) \sim(R)$ |
| STWP | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  | 0 | 1 | Store workspace pointer | $(\mathrm{WP}) \rightarrow(\mathrm{R})$ |

EXAMPLES
(1) ASSEMBLY LANGUAGE:

AI R2, $>$ FF ADD $>$ FF TO CONTENTS OF R2

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

$>0222$
$>00 \mathrm{FF}$

BEFORE
R2
000 F
AFTER
010 E
(2) ASSEMBLY LANGUAGE:

CI R2, $>10 \mathrm{COMPARE}$ R2 TO $>10 \mathrm{E}$

MACHINE LANGUAGE:

$>0282$
$>010 E$

R2 contains "after" results ( $>I O E$ ) of instruction in Example (1) above; thus the $S T$ equal bit becomes set.
(3) $A S S E M B L Y L A N G U A G E$ :

LWPI $>3 E 00 \quad$ WPSET AT $>3 E 00(M . A . O F R 0)$

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$>02 E 0$
$>3 E 00$

This is used to define the workspace area in a task, usually placed at the beginning of a task.
(4) ASSEMBLY LANGUAGE:

STWP R2 STORE WP CONTENTS IN R2

MACHINE LANGUAGE:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |

$>02 A 2$

This places the M.A. of RO in a workspace register.

### 5.6.9 Format 9 (XOP) Instruction

Other format 9 instructions (MPY, DIV) are explained in paragraph 5.6.3 (format 3).


The $T_{S}$ and $S R$ fields provide multiple mode addressing capability for the source operand. When the XOP is executed, ST6 is set and the following transfers occur:
$(4016+4 D) \longrightarrow(W P)$
$(4216+4 D) \longrightarrow(P C)$
SA $\rightarrow$ (new R11)
(old WP) $\longrightarrow$ (new WR 13)
(old PC) $\longrightarrow$ (new WR 14)
(old ST) $\longrightarrow$ (new WR 15)

The TMS 9980 does not test interrupt request (INTREQ) upon completion of the XOP instruction, but does test for RESET and LOAD.

An XOP is a means of calling one of 16 subtasks available for use by any executing task. The memory area between M.A. 4016 and $7 \mathrm{E}_{16}$ is reserved for the transfer vectors of XOP's 0 to 15 (see Figure 5-1). Each XOP vector consists of two words, the first a WP value, the second a PC value, defining the workspace pointer and entry point for a new subtask. These values are placed in their respective hardware registers when the XOP is executed.

The old WP, PC, and ST values (of the XOP calling task) are stored (like the BLWP instruction) in the new worskspace, registers 13, 14, and 15. Return to the calling routine is through the RTWP instruction. Also stored, in the new R11, is the M.A. of the source operand. This allows passing a parameter to the new subtask, such as the memory address of a string of values to be processed by the XOP-called routine. Figure 5-12 depicts calling an XOP to process a table of data; the data begins at M.A. $3{ }^{\mathrm{FOO}}{ }_{16}$.

XOP's 8 to 14 are used by the UNIBUG monitor, calling software routines (supervisor calls) as requested by tasks. This user-accessible software performs tasks such a write to terminal, convert binary to hex ASCII, etc. These monitor XOP's are discussed in Section 3.

ASSEMBLY LANGUAGE:
XOP @ > 3F00,4

MACHINE LANGUAGE:


FIGURE 5-12. XOP EXAMPLE
5.7 COMPARISON OF JUMPS, BRANCHES AND XOPS

See Table 5-7.

TABLE 5-7. COMPARISON OF JUMPS, BRANCHES, XOP'S

| MNEMONIC | PARAGRAPH | DEFINITION SUMMARY |
| :--- | :---: | :---: |
| JMP | 5.6 .2 | One word instruction, destination restricted to +127, <br> -128 words from Program Counter value. |
| B | 5.6 .6 | Two-word instruction, branch to any memory location. |
| BL | 5.6 .6 | Same as B with PC return address in R11. |
| BLWP | 5.6 .7 | Same as B with new workspace; old WP, PC, and ST <br> contents (return vectors) are in new R13, R14, R15. |
| XOP | 5.6 .9 | Same as BLWP with address of parameter (source operand) <br> in new R11. Sixteen XOP vectors outside program in <br> M.A. 40 16 to 7E 16 ; can be called by any program. |

## SECTION 6

ASSEMBLER DIRECTIVES

### 6.1 GENERAL

This section defines the following six assembler directives recognized by the Symbolic Assembler (described in Section 4).These directives and corresponding paragraph number are:

- AORG Absolute origin of statement (absolute location) 6.2.1
- BSS Block of memory starting with symbol 6.2.2
- DATA Sixteen-bit immediate value 6.2.3
- END End of source code 6.2.4
- EQU Label equated to symbol or value 6.2.5
- TEXT Code character string in ASCII code 6.2.6


### 6.2 DIRECTIVE FORMATS

Syntax used in this subsection:
< > Required items to be supplied by the user
[] Optional items to be supplied by the user
T1 Space
T2 Space or comma
T3 Space, comma, or return

### 6.2.1 AORG Directive

## Format:

[label] $<\mathrm{T} 1><\mathrm{AORG}><\mathrm{T} 1><$ location $\rangle\langle\mathrm{T} 1\rangle[$ comment]
The AORG directive places a value in the location counter and begins assembly at the location specified. The location value must be in decimal or hexadecimal. By default, the location counter for the assembler begins at 000016 and is incremented by two (bytes) for each word occupied by the instruction. When a label is used with the AORG directive, it is assigned the value in the location counter. Comment field is optional.

Example:
AORG $>200$ Begin assembling source code at location counter value of >200

AORG 200 Begin assembling source code at location counter value of $>C 8$

### 6.2.2 BSS Directive

Format:
[label] <T1><BSS $><$ T1 $><$ number of bytes><T1> [comment]
BSS (block with starting symbol) directive advances the location counter (which the assembler uses to count the bytes of machine code) a quantity of bytes as specified in the directive. In essence, it "reserves" a block of bytes starting at the location counter value; this block will be void of object code. An optional label (in the label field) can be specified to identify the first location in the block. The byte count can be in decimal or hexadecimal.

### 6.2.3 DATA Directive

Format:
[label] $\langle$ T1><DATA $><$ T1> $1-16$ bit value,.., $1-16$ bit value $><$ T $1>$ [comment]
This directive places 16 bit values into (successive) memory locations. Data is placed at even address locations. Operand values can be chained (i.e., successive 1 to 16 bit values separated by commas).

Example:


### 6.2.4 END Directive

Format:
[label] $\langle T 1\rangle\langle$ END $\rangle\langle T 1\rangle$ [entry point] $\langle T 1\rangle$ [comment]
This directive is mandatory for each program. It designates to the assembler that this is the final input from the source program and causes a transfer of control back to the monitor. This is the last input to the assembler, and the only means of direct transfer from the assembler to the monitor. When the optional label is used, it is assigned the current value in the location counter. The optional load-point operand field contains a symbol or absolute memory address specifying the entry point (execution start) of the program. When the entry-point operand is used, the entry point address will be placed in the Program Counter so that the program can be executed by the E command immediately after being loaded. Example:

END ST
Location labelled ST is entry point for program,
place address in Program Counter.

### 6.2.5 EQU Directive

Format:
<label><T1><EQU><T1><value or expression><T1> [comment]

This directive assigns a value to a label for use during assembly. The expression field can contain an absolute numeric value or expression. Expressions are further defined in paragraph 4.2.4. This directive allows the user to substitute easily remembered mnemonics for absolute values in program source lines. The optional label will be assigned the current value in the location counter.

Examples:


A label can be equated to a string of labels being added or subtracted (expression). For example:
4. A EQU 5

B EQU 10
C EQU A+B EQUALS VALUE 15
NO DATA C+A EQUALS VALUE 20
would result in the value 20 in location $N$.

### 6.2.6 TEXT Directive

Format:
[label]<T1><TEXT><T1>[-,]<'character string'><T1>[ comment]
This directive, like the DATA directive, is used to generate absolute data for program use. The DATA statement operand is interpreted as a numerical value. The TEXT statement operand contains an alphanumeric character string of keyboard inputs which are to be interpreted into ASCII code. Besides keyboard characters, the user can also input control characters (e.g., carriage return, line feed, DC1, DC2) which are output in ASCII code via the keyboard. ASCII code is defined in Appendix C. Character string inputs in the operand field are enclosed in single quotes (SHIFT/Ret). The assembler begins all character strings on an even boundary and places a zero byte after the last character that can be used as a delimiter by the XOP I/O commands.

The optional label field will be assigned the value in the location counter this value will identify the location of the first character in the string.

## Examples:

1. CM TEXT 'LOAD TAPE, HIT CR
Followed by carriage return
and line feed key inputs
2. CM TEXT 'LOAD TAPE, HIT CR.'

### 7.1 GENERAL

The TM $990 / \mathrm{U} 89$ communicates with the outside world through the Communications Register Unit (CRU). The CRU is a separate I/O port inside the TMS 9980A microprocessor. It is used for data transfers to or from external devices.

An interface is a common boundary between automatic data-processing systems or parts of a single system. In the TM 990/U89, an interface will be needed between the microprocessor and an I/O device (e.g., terminal or keyboard). The TM 990/U89 provides circuitry for two types of Texas Instruments interface devices: two onboard TMS 9901 Programmable Systems Interfaces (PSI's) and an optional TMS 9902 Asynchronous Communications Controller (ACC).

The TMS 9902 ACC can be used as an interface between the TMS 9980 A and a terminal (such as those in Texas Instruments' Silent 700 series). Figure 7-1 shows a system using the optional TMS 9902. Figure 7-2 shows the TMS 9901 PSI used as an interface between the keyboard and the TMS 9980A. An additional TMS 9901 is provided onboard as a user I/O port.


FIGURE 7-1. TYPICAL APPLICATION TMS 9902 ASYNCHRONOUS COMMUNICATION CONTROLLER (ACC)

This section will describe the programming techniques necessary to use the CRU and the TMS 9901 for I/O and interrupt applications.

Careful examination of Figures $7-1$ and $7-2$ will reveal three CPU control lines between the interface and the microprocessor. These lines are used for serial data input (CRUIN), serial data output (CRUOUT), and data timing strobes (CRUCLK). In order to transfer data in or out, CRU programming must be understood. When CRU instructions are executed, data is written or read through the CRUOUT or CRUIN pins respectively of the TMS 9980A. These signals come from or are sent to designated devices selected by decode logic attached to the address bus of the microprocessor. CRUOUT is also address line A13; it is not used to designate a CRU address.


FIGURE 7-2. TYPICAL TMS 9901
PROGRAMMABLE SYSTEM INTERFACE (PSI) APPLICATION

Essentially, the CRU process follows this sequence:

1. The CRU instruction is executed.
2. Bit address of the desired external device is placed on the address bus.
3. Decode logic on the address bus enables an external device so that it can serially send or receive using the CRU input or output lines and clock.
4. Bits are serially sent or received over the CRU lines.

The CRU address is loaded by software and maintained in register 12 of the workspace register area. Only bits 4 through 14 of the register are interpreted by the CPU for the desired CRU address, and this 11-bit value is called the CRU base address or bit number.

As mentioned before, the TM 990/U89 drives (via the CRU port) the onboard TMS 9901 parallel interface and the optional TMS 9902 serial interface. These interfaces are accessed (enabled) through the CRU addresses noted in Table 7-1. This table also lists the functions of the other CRU addresses which can be used for on-card or off-card I/O use.

The TMS 9901 and the TMS 9902 interfaces can be used as interval timers. Further detailed information on these two devices can be obtained from their respective data manuals included as Appendices $E$ and $F$ respectively.

### 7.2 CRU ADDRESSING

The CRU software base address is contained in the 16 bits of register 12. From the CRU software base address, the processor is able to determine the CRU hardware base address and the resulting CRU bit address. The CRU bit address is the address that is eventually placed on the address lines A2 to A12 to select one I/O bit. These three CRU addressing forms are shown in Figure 7-3.

| Software Base Address Contents of Workspace Register 12, Bits 0 to 15 <br> (in hex) | Hardware Base Address Contents of Workspace Register 12, Bits 0 to 14 <br> (in hex) | FUNCTION |
| :---: | :---: | :---: |
| 0000 to 003E | 0000 to 001F | User TMS 9901 programmable interface at U10 (uses port P5) |
| 0020 | 0010 | LEDO |
| 0022 | 0011 | LED1 |
| 0024 | 0012 | LED2 |
| 0026 | 0013 | LED3 |
| 0400 to 043E | 0200 to 021F | System TMS 9901 programmable interface at U11 |
| 0800 to 083E | 0400 to 041F | System TMS 9902 asynchronous interface (EIA interface using port P3) |
| 0 COO to OC3E | 0600 to 061 F | User CRU addresses* |

* Expandable to 512 bits, see Section 9 .

CRU SOFTWARE BASE ADDRESS


CRU HARDWARE BASE ADDRESS

CRU HARDWARE BASE ADDRESS


CRU SINGLEBIT FORMAT

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | X | X | X | X |  | SIGNED | DISPLACEMENT |  |  |  |  |  |

BITS 0-7 IN THE CRU SINGLE-BIT FORMAT CONTAIN OP CODE AND ARE NOT USED IN DEVELOPING THE CRU BIT ADDRESS.


FIGURE 7-3. CRU BASE AND BIT ADDRESS

The CRU hardware base address is the value in bits 4 to 14 of register 12. For instructions that do not specify a displacement (the LCDR and STCR do not), the CRU hardware base address is the same as the CRU bit address on address lines A2 to A12 as explained in paragraph 7.2.2. An important aspect of the CRU hardware base address is that it does not use the least significant bit of register 12 (bit 15); this bit is ignored in deriving the CRU bit address.

### 7.2.2 CRU Bit Address

The CRU bit address is the address that will be placed on the address bus at the beginning of a CRU instruction. This is the address bus value that, when decoded by hardware attached to the address bus, will enable the device so that it can be driven by the CRU control and clock lines. The CRU bit address is the sum of the displacement value of the CRU instruction (displacement applies to CRU instructions TB, SBO, and SBZ only) and the CRU hardware base address in bits 4 to 14 of register 12. Note that the sign bit of the eight-bit value is extended to the left and added as part of the displacement. The resulting CRU bit address will be placed on address lines A2 to A12; address lines $A O$ and $A 1$ must be zeroes.

### 7.2.3 CRU Software Base Address

The CRU software base address is the entire 16-t, ;ents of register 12. Bits $0,1,2,3$, and 15 of the CRU software ba.... ress are ignored in deriving the CRU hardware base address and the CRU , dress.

Because bit 15 of R 12 is not used, some confusion can result in programming. Instead of loading the CRU base address in bits 0 to 15 of Register 12 (e.g., LI R12,>400 to address the TMS 9902 at CRU base address 40016 as indicated in Table 7-1), the programmer must shift the base address value one bit to the left so that it is in bits 4 to 14 instead of in bits 5 to 15. This is because only bits 4 through 14 are used to derive the bit address.

Several programming methods can be used to ensure this correct placement. Both of the following examples place the TMS 9902 hardware base address of 40016 correctly in R12. The software base address can be derived by multiplying the hardware base address by 2 because a binary shift left is equal to multiplying by 2 .

| LI | R12, $>800$ | PLACES 40016 IN BITS 3 TO 14 |
| :--- | :--- | :--- |
|  | or |  |
| LI | R12, >400 |  |
| SLA | R12, 14 | SHIFT BASE ADDRESS ONE BIT TO THE LEFT |

As an example of the three CRU address forms, we will develop a small program. The LED marked '0' at the lower left-hand corner of the TM 990/U89 is connected to CRU hardware base address 1016 . This means that when address lines A2 - A12 contain 00000010000 (remember AO, A1, and A13 are ignored
for CRU addresses) then LEDO is addressed*. When LEDO is addressed and a logical 1 is written to that address with a CRU instruction, the LED will light. When LEDO is addressed and a logical 0 is written to that address with a CRU instruction, the LED will go out.

Since 1016 must be loaded in workspace register 12 bits 4 through 14 , we must add a 0 to the right hand end of the string (same as shifting left one bit) and load register 12 with 2016 .

Thus we have;

(Load R12 bits 0 1,2, and 3 with zeroes)
The following program illustrates the use of this address to turn on LEDO. Enter (and assemble) the program using the 'A' command (see section 4.4.1) at memory address 20016. Alternatively, the op codes may be entered into the corresponding memory locations with the " $M$ " memory inspect and change command (see section 3.3.2).

| Mem. | Op | Mnemonic |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Addr | Code |  |  | Comment |
| 0200 | 02E0 | LWPI | > 300 | Load the workspace pointer with 30016 |
| 0202 | 0300 |  |  |  |
| 0204 | 020C | LI | R12,>20 | Load workspace register 12 (CRU base address |
| 0206 | 0020 |  |  | pointer) with 2016 |
| 0208 | 1D00 | SBO | 0 | The SBO instruction will be explained later; here it writes a logical one to the CRU bit accessed by the hardware base address |
| 020A | 0340 | IDLE |  | Stops the processor |
|  |  | END |  | Followed by two returns exits the assembler |

When the program is entered, exit the "A" command (with an END and two carriage returns - see section 4.4.2) or "M" command (with a RET). Use the "P" and "E" commands (see section 3.3.7) to set the program counter to 20016 and run the program. The two LEDs labeled LEDO and IDLE will light.

To take control of the processor flip the LOAD switch. The reset signal will clear all CRU bits and the LEDs will go off.

### 7.3 CRU TIMING

Timing during the execution of a CRU output instruction (e.g., LDCR) and a CRU input instruction (e.g., STCR) is shown in Figure 7-4.

[^2]

FIGURE 7-4. TMS 9980 CRU INTERFACE TIMING

In a CRU output operation, the CRU base address in bits 4 to 14 of R12 is valid on the address bus (lines A2 to A12) when signal $\phi 3$ (inverted phase $\phi 3$ ) is active. At the next phase of $\varnothing 3$, CRUCLK is active; at this same time, the data at $A 13$ (CRUOUT) is true. When $\varnothing 3$ becomes active again, the next consecutive CRU address (as in an LDCR operation) is active on address lines A2 to A12, and at the next $\varnothing 3$ phase, CRUCLK is active again. The cycle repeats itself until the designated number of $C R U$ bits are output (made available) at A13.

Thus the output of data using the CRU involves making the desired CRU address available on address lines A2 to A12, and sampling the logic level at A13 (during CRUCLK).

In a CRU input operation, the desired address is placed on address lines A2 to A12. The next time $\varnothing 3$ becomes active, data will be sampled at the CRUIN line. Data should remain valid for two clock phases beginning with $\varnothing 3$ becoming active.

### 7.4 CRU INSTRUCTIONS

The five instructions that program the CRU interface are:

- LDCR: Place the CRU base address on address lines A2 to A12. Load from memory a pattern of 1 to 16 bits; serially transmit this pattern through the CRUOUT pin of the TMS 9980. Increment the address on A2 to A12 after each CRUOUT transmission.
- STCR: Place the CRU base address on address lines A2 to A12. Store into memory a pattern of 1 to 16 bits obtained serially at the CRUIN pin of the TMS 9980. Increment the address on A2 to A12 after each CRUIN sampling.
- SBO: Place the CRU base address plus the instruction signed displacement on address lines A2 to A12. Send a logical one through the CRUOUT pin of the TMS 9980.
- SBZ: Place the CRU base address plus the instruction signed displacement on address lines A2 to A12. Send a logical zero through the CRUOUT pin of the TMS 9980.
- TB: Place the CRU base address plus the instruction signed displacement on address lines A2 to A12. Test the value at the CRUIN pin of the TMS 9980, and reflect the test results in the equal bit of the Status Register (one or zero).


### 7.4.1 Single Bit CRU Operations

The TMS 9980A performs three single-bit CRU functions:

- Test bit (TB)
- Set bit to one (SBO)
- Set bit to zero (SBZ)

To identify the bit to be operated upon, the TMS 9980A develops a CRU-bit address and places it on the address bus, A2 to A12.

For the two output operations (SBO and SBZ), the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device and places bit 7 of the instruction word on the A13 line to accomplish the specified operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (equal).

The CRU bit selected by single-bit instructions is determined by the value in bits $4-14$ of workspace register R 12 plus the value of the signed displacement from the single-bit instruction (see Figure 7-3). (Note that the displacement will be zero for the bit located at the address in R12.)

To illustrate single bit instructions we will modify the example which turned on LEDO (section 7.2.3) so that it will light LED1. First let's look at the original program:

| 0200 | 02E0 | LWPI | >300 |
| :---: | :---: | :---: | :---: |
| 0202 | 0300 |  |  |
| 02.04 | 020C | LI | R12,>20 |
| 0206 | 0020 |  |  |
| 0208 | 1D00 | SBO | 0 |
| 020A | 0340 | IDLE |  |
|  |  | END |  |

The SBO 0 instruction specifies no displacement; thus, bits 4 through 14 of workspace register R12 (hardware base address) becomes the CRU bit address. Now, using the "M" (memory inspect and change) command, change the contents of memory location 020816 from $100{ }_{16}$ to 1 DO116. This changes the SBO 0 instruction to SBO 1 indicating a displacement of +1 from the hardware base address. The CRU bit address for the new SBO instruction is derived as follows:


This new CRU bit address ( $111_{16}$ ) is the address of LED1. Use the "P" command to set the program counter to 20016 , then use the "E" command to run the modified program. LED1 should light.

Another way to set the same bit (light LED1) would be as follows:

1. Load R12 with 0 (Clear R12)
2. Use a SBO 17 instruction (single bit instructions use base 10 operands $1710=1116$ )

The CRU bit address derivation using this method follows:
CRU software base address in $\mathrm{R} 12=0_{16}=0000000000000000$
CRU hardware base address $=0_{16}=\quad 00000000000$
The SBO displacement is $17_{10}=11_{16}=+\quad+\quad 10010$
CRU bit address $=1116=$
00000010001

Figure 7-5 shows the relationship between the processor, address lines, and the selected CRU bit. The block labeled 'CRU Decode' will be discussed in more detail later.


FIGURE 7-5. ADDRESSING ONBOARD LEDS

Still another way to light LED1 would be as follows:

1. Load R12 with 2216 (software base address corresponding to hardware base address 1116 )
2. Use a SBO 0 instruction

The CRU bit address derivation using this method follows:


This last method can also be done by the " C " command of the monitor. Just enter 'C' followed by 22.

In fact, any combination of R 12 contents and single-bit instruction displacement that results in the desired CRU bit address will work as long as the single-bit displacement falls between the range -128 to 127 (see section 5.6.2.2). The SBZ instruction works the same way as the SBO; both output a value to the CRU bit address.

At this point you should be able to modify the example program to light LED2 and LED3. The LED addresses are summarized below:

|  | CRU Bit <br> Address | Software <br> Base Address | CRU Bit based on <br> a Software Base <br> Address of 0 |
| :---: | :---: | :---: | :---: |
| LED0 | 1016 | 2016 | 1610 |
| LED1 | 1116 | 2216 | 1710 |
| LED2 | 1216 | 2416 | 1810 |
| LED3 | 1316 | 2616 | 1910 |

The TB instruction specifies a displacement from the contents of R12 in the same way as the SBO and SBZ instructions. The following example illustrates the use of the TB instruction:


Comment<br>LOAD WORKSPACE POINTER<br>LOAD CRU SOFTWARE BASE ADDRESS = 0<br>IS THE INPUT BIT AT 2010 A 1 (HIGH)<br>IF SO, GO TO SET<br>IF NOT, TURN OFF THE LED<br>AND GO TEST THE BIT AGAIN<br>TURN ON THE LED<br>and go test the bit again

The instruction at memory location 020816 (TB 20) samples the contents of input CRU bit address $2010(1416)$ and stores that value in the EQUAL bit of the status register. The program then jumps to 'SET' if the value is one or resets (turns off) LEDO if the value is zero.

CRU bit address 2010 corresponds to pin 38 of connector $P-5$. The displacement of the TB instruction $(2010)$ is the value which must be added to bits $4-14$ of R12 to generate the CRU bit address 1416 , as follows:

```
Software address (R12 contents) \(=0000000000000000000\)
TB Displacement \(=2010=1416=+\quad+10100\)
CRU Bit Address \(=1416=\quad 000000100100\)
```

Enter the TB example program and run it, as in previous examples. LEDO should light. Pin 40 at $P-5$ is at ground potential. Use a piece of wire to touch pin 38 to pin 40 of connector P-5 (see Figure 7-6). When connection between pin 38 and pin 40 is made, the LED should go out; when the wire is removed, the LED should light.

The TB, SBO, and SBZ instructions use a maximum displacement of +128 bits and -128 bits from the CRU bit designated in bits 4 to 14 of R12. Thus, if hardware base address $400_{16}$ is designated in R12, bits 4 to 14 , the following assembly language instructions and comments would apply.

| TB | 10 | TEST CRU BIT $>40$ A |
| :--- | :--- | :--- |
| SBO | -1 | SET CRU BIT $>3$ FF to ONE |
| SBZ | 16 | SET BIT $>410$ TO ZERO |



FIGURE 7-6. CONNECTOR P-5 PIN ASSIGNMENTS

### 7.4.2 Multiple Bit CRU Operations

The TMS 9980A performs two multiple-bit CRU operations:

- Store communications register (STCR)
- Load communications register (LDCR)

The CRU can be thought of as column of I/O bits as shown in Figure 7-7, labeled $A$ through $J$. The numbers to the left of the column in Figure 7-7 represent the CRU bit addresses of each I/O bit. In order to set the I/O bit at block E to a logical 1, a 1 could be written to CRU bit address 001416 with an SBO instruction. However, the multiple-bit CRU instructions allow writing to more than 1 bit at a time.

Assume that workspace register R 12 has been loaded with the software base address 2016. This corresponds to a hardware base address of 1016 (block A). (An SBO 0 instruction would set block A to a logical 1.) Now suppose that workspace register 0 (RO) has been loaded with FFFF16. The instruction LDCR RO,9 would set blocks A through I to ones.

The elements of the instruction LDCR RO,9 are analyzed as follows:

- LDCR - Load the CRU bits beginning at the address specified by bits 4-14 in workspace register R12 (in this case, 106).
- RO - Workspace register 0 contains the data to be transferred to the CRU bits (in this case, FFFF 16 ).
- 9 - Transfer 9 bits to successive CRU bits, starting with the least significant bit of the specified memory location (in this case, RO).

The following sequence occurs, when the LDCR RO,9 instruction is executed as shown in Figure 7-7:

1. Bit 15 of RO is transferred to CRU bit address 001016 (block A)
2. Bit 14 of RO is transferred to CRU bit address 001116 (block B)
3. Bit 13 of RO is transferred to CRU bit address 001216 (block C)
4. Bit 12 of RO is transferred to CRU bit address 001316 (block D)
5. Bit 11 of RO is transferred to CRU bit address 001416 (block E)
6. Bit 10 of RO is transferred to CRU bit address 001516 (block F)
7. Bit 9 of RO is transferred to CRU bit address 001616 (block G)
8. Bit 8 of RO is transferred to CRU bit address 001716 (block H)
9. Bit 7 of RO is transferred to CRU bit address 0018 (block I)

Any number of bits (from 1 to 16) can be transferred; however, when 8 or fewer bits are specified in the instruction (i.e., LDCR RO, 1 to LDCR RO,8) the bits are derived from the most significant byte of the memory location starting with bit 7 as shown in Figure 7-8.

If it is desired to transfer all 16 bits, the instruction would use '0' for the number of bits to be transferred (e.g., LDCR RO,O transfers all 16 bits of workspace register 0).

Assuming that R 12 contains 2016 (bits $4-14$ of $\mathrm{R} 12=1016$ ), the following sequence occurs, when the LDCR RO,4 instruction is executed as shown in Figure 7-8:

1. Bit 7 of RO is transferred to CRU bit address 001016 (block A)
2. Bit 6 of RO is transferred to CRU bit address 001116 (block B)
3. Bit 5 of RO is transferred to CRU bit address 001216 (block C)
4. Bit 4 of RO is transferred to CRU bit address 001316 (block D)


FIGURE 7-7. LDCR WORD TRANSFER


FIGURE 7-8. LDCR BYTE TRANSFER

The STCR instruction works just like the LDCR instruction except that the direction of bit transfer is reversed. Figure 7-9 illustrates the execution of the STCR RO,9 instruction.

Assume that workspace register R 12 has been loaded with the software base address 2016(i.e., hardware base address of $101_{16}$ ). The instruction STCR RO, 9 would store the values of blocks A through I in workspace register Ro.

The elements of the instruction STCR RO, 9 are analyzed as follows:

- STCR - Store the CRU bits beginning at the address specified by bits 4-14 in workspace register R12 (in this case, 106).
- RO - Workspace register 0 receives the data to be transferred from the CRU bits.
- 9 - Transfer 9 bits from successive CRU bits, starting with the least significant bit of the specified memory location (in this case, RO).

The following sequence occurs, when the STCR RO,9 instruction is executed as shown in Figure 7-9:

1. Contents of CRU bit address 001016 is transferred to Bit 15 of RO
2. Contents of CRU bit address 001116 is transferred to Bit 14 of RO
3. Contents of CRU bit address 001216 is transferred to Bit 13 of R0
4. Contents of CRU bit address 001316 is transferred to Bit 12 of RO
5. Contents of CRU bit address 001416 is transferred to Bit 11 of RO
6. Contents of CRU bit address 001516 is transferred to Bit 10 of RO
7. Contents of CRU bit address 001616 is transferred to Bit 9 of RO
8. Contents of CRU bit address 001716 is transferred to Bit 8 of RO
9. Contents of CRU bit address 001816 is transferred to Bit 7 of RO

As with the LDCR instruction, any number of bits (from 1 to 16) can be transferred; however, when 8 or fewer bits are specified in the instruction (i.e., STCR RO,1 to STCR RO,8) the bits are stored in the most significant byte of the memory location starting with bit 7 as shown in Figure 7-10.

If it is desired to transfer all 16 bits, the instruction would use '0' for the number of bits to be transferred (e.g., STCR RO,0 transfers 16 bits to workspace register 0).

In STCR instructions, the least significant bits of the memory area (either byte or entire word) are used for storage, and unused left-side bits are zero filled. For example, in Figure 7-9, the STCR RO,9 instruction would fill bits 0 through 6 of workspace register 0 with zeros. In Figure 7-10, the STCR RO, 4 instruction would fill bits 0 through 3 with zeros; but, bits 8 through 15 remain unchanged.

CRU
BIT
ADDRESS


FIGURE 7-9. STCR WORD TRANSFER

CRU
BIT
ADDRESS


* $U=$ UNCHANGED

FIGURE 7-10. STCR BYTE TRANSFER

An example program using a multiple-bit CRU instruction is given in Figure 7-12. This program will light LEDs $0,1,2$, and 3 in a binary counting sequence by writing the binary values to the CRU bits which control the LEDs. The CRU transfer is shown in Figure 7-11. All 16 bits are transferred to demonstrate a word transfer; however, only 4 bits are used to control the LEDs.

Memory locations 022416 through $023 C_{16}$ are filled with NOPs to leave room in memory for modifications for later examples. If the reader does not anticipate progressing further in the examples at this time, the NOPs could be left out to save time entering the program (i.e., enter LI R12,>20 at memory address $0224_{16}$, etc.). Enter the program with the "A" or "M" commands. Set the program counter ("P" command) to 022016 and execute the program in Figure 7-12.

The program operates as follows:

1. Reserves 020016 to $021 \mathrm{C}_{16}$ for workspace registers and sets the wordspace pointer to $0200{ }_{16}$.

CRU BIT ADDRESS


FIGURE 7-11. LDCR WORD TRANSFER EXAMPLE
2. Loads R12 (CRU base address pointer) with a software base address of 2016 (hardware base address $=1016$, the CRU bit address of LEDO).
3. Clears R2, which will be used as a binary counter.
4. Sends the contents of R2 to the CRU bits.
5. Delay for a period of time, using R1 as a delay counter, so that the LEDs can be read before the value is incremented.
6. Check the count in R2. If $R 2$ has reached $F_{16}$, jump to step 3; if R2 has not reached $\mathrm{F}_{16}$, jump to step 4.


FIGURE 7-12. LDCR EXAMPLE PROGRAM

Now we will modify the example program in Figure 7-12 to use a LDCR byte transfer to do the same thing:

1. Change memory location 024616 from $3001_{16}$ to $3_{102}^{16}$. This changes the instruction at that address from LDCR R2,0 to LDCR R2,4. Less than 8 bits are specified by the new instruction; therefore, the most significant byte of $R 2$ will be used for the transfer.
2. Change memory location 025616 from 058216 to 022216 and memory location 025816 from 100016 to 010016 . This changes the INC R2 irstruction to a AI R2, 0100 instruction; now one is added to bit 7 (the least significant bit LSB of the most signifcant byte of R2) each time through the counting loop.

Set the program counter to 022016 and execute the program. The LEDs should count in binary just as before. Figure 7-13 illustrates the byte transfer used in this example.

CRU BIT ADDRESS


FIGURE 7-13. LDCR BYTE TRANSFER EXAMPLE

### 7.5 I/O PROGRAMMING WITH THE TMS 9901

This section will examine the characteristics of the TMS 9901 Programmable Systems Interface. This integrated circuit is the interface between the TM 990/U89 and the outside world. All CRU I/O and interrupts are handled by this component; therefore, an understanding of the programmining aspects of the TMS 9901 is necessary for the user of the TM 990/U89.

Since CRU operations are serial, data from the microprocessor (either serial or parallel) is transmitted serially to the TMS 9901, which outputs it in parallel. Likewise, during input, data present at the $I / O$ pins is shifted serially to the microprocessor using the CRU bus for programming.

Table $7-2$ is reproduced from the TMS 9901 Programmable Systems Interface Data Manual (included as Appendix E). The operation of this component is summarized in this table. The column labeled 'CRU Bit' represents the hardware address of each bit in the base ten; there are 32 addressable bits.

The five columns headed by $S_{0}$ through $S_{4}$ represent the value on the address lines connected to the TMS 9901 necessary to select the bit. These pins are connected to address lines A8 through A12 on the TM 990/U89. (Address lines A2 through A7 are connected to decode logic external to the TMS 9901 which generates a chip select signal.)

The column labeled 'CRU Read Data' indicates the function of each bit during a Read operation; and the Column labeled 'CRU Write Data' indicates the function of each bit during a write operation.

Table 7-2 indicates that the I/O ports begin at CRU bit 1610 . Hardware base $16_{10}$ equals $10_{16}$. Notice that hardware base 1016 (software base 2016) was used in the examples previously developed in this section. We have been addressing a TMS 9901 at CRU hardware address $00_{16}$ (labeled $U 10$ on the schematics on page A-7).

Most of the top half of Table 7-2 deal with interrupts and a clock/timer feature which we will deal with later in this section. These may be set, reset, or read in any order or combination with length from 1 to 16 bits.

The following points summarize the important features of the TMS 9901 which involve CRU I/O:

1. After a reset, all I/O bits (PO - P15) are set as inputs. Writing to a bit sets that bit as an output, and it will remain an output until all I/O bits are reset.
2. A software reset can be made by writing a "1" to the control bit (CRU bit 0 ) and then writing a "O" to RST2- (CRU bit 15). The following instructions illustrates how to do the software reset:

| LI R12,0 | Load CRU pointer register with the base <br> address of the TMS 9901 at U10. |
| :--- | :--- |
| SBO 0 | Set TMS 9901 to the clock mode. |
| SBZ 15 | Software reset |

3. Bits set as output can be echoed (read as if they were inputs) without affecting the output data or the output status of the bits. For example, if CRU bit 24 has been written to previously, that bit is set as an output. A subsequent read of CRU bit 24 (TB or STCR instruction) reads the value being output at that bit without changing the bit.

## CAUTION

Be careful not to set a bit as an output if an external voltage is applied to it. Attempting to use a bit as an input when the same bit is set as an output could damage the TMS 9901.

The I/O bits (PO - P15) from the TMS 9901 are available at connector P5 as shown in Figure 7-6 and the column labeled 'Connector P5' in Table 7-2.

| CRU Bit ${ }_{10}$ | R12 CRU Address $_{16}$ | CRU Read Data (Input) | CRU Write Data (Output) | Connector P5 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 000 | Control Bit ${ }^{1}$ | Control Bit ${ }^{1}$ | --- |
| 1 | 002 | INT1-/CLK12 | Mask 1/Clk ${ }^{3}$ | Pin 32 |
| 2 | 004 | INT2-/CLK2 | Mask 2/Clk2 | Pin 34 |
| 3 | 006 | INT3-/CLK3 | Mask 3/Clk3 | Pin 24 |
| 4 | 008 | INT4-/CLK4 | Mask 4/Clk 4 | Pin 18 |
| 5 | 00A | INT5-/CLK5 | Mask 5/Clk5 | Pin 16 |
| 6 | OOC | INT6-/CLK6 | Mask 6/Clk6 | --- |
| 7 | OOE | INT7-/CLK7 | Mask 7/Clk7 | Pin 15 |
| 8 | 010 | INT8-/CLK8 | Mask 8/Clk8 | Pin 17 |
| 9 | 012 | INT9-/CLK9 | Mask 9/Clk9 | Pin 19 |
| 10 | 014 | INT10-/Clk10 | Mask 10/Clk 10 | Pin 25 |
| 11 | 016 | INT11-/Clk11 | Mask 11/Clk11 | Pin 26 |
| 12 | 018 | INT12-/Clk12 | Mask 12/Clk12 | Pin 27 |
| 13 | 01A | INT13-/Clk13 | Mask 13/Clk 13 | Pin 28 |
| 14 | 01C | INT14-/Clk14 | Mask 14/Clk 14 | Pin 29 |
| 15 | 01E | INT 15-/INTREQ7 | Mask 15/RST-24 | Pin 33 |
| 16 | 020 | PO Input5 | PO Output ${ }^{6}$ | Pin 98/LEDO |
| 17 | 022 | P1 Input | P1 Output | Pin 11 /LED1 |
| 18 | 024 | P2 Input | P2 Output | Pin $31 / \mathrm{LED} 2$ |
| 19 | 026 | P3 Input | P3 Output | Pin $35 / \mathrm{LED} 3$ |
| 20 | 028 | P4 Input | P4 Output | Pin 38 |
| 21 | 02A | P5 Input | P5 Output | Pin 39 |
| 22 | 02C | P6 Input | P6 Output | Pin 37 |
| 23 | 02E | P7 Input | P7 Output | Pin 33 |
| 24 | 030 | P8 Input | P8 Output | Pin 29 |
| 25 | 032 | P9 Input | P9 Output | Pin 28 |
| 26 | 034 | P10 Input | P10 Output | Pin 27 |
| 27 | 036 | P11 Input | P11 Output | Pin 26 |
| 28 | 038 | P12 Input | P12 Output | Pin 25 |
| 29 | 03A | P13 Input | P13 Output | Pin 19 |
| 30 | 03C | P14 Input | P14 Output | Pin 17 |
| 31 | 03E | P15 Input | P15 Output | Pin 15 |

## Notes:

1. $0=$ Interrupt mode, $1=$ Clock mode
2. Data present on INT- input pin (or clock value) will be read regardiess of mask value.
3. While in the Interrupt mode (Control bit= 1 ) writing a "1" into mask will enable interrupt; a "0" will disable.
4. Writing a zero to bit 15 while in the clock mode (Control bit= 1 ) executes a sofware reset of the I/O pins.
5. Data present the pin will be read. Output data can be read without affecting the data.
6. Writing data to the port will program the port to the output mode and output the data.
7. INTREQ is the inverted status of the INTREQ- pin.
8. If pins $9,11,31$, or 35 of connector $P 5$ are to connected to external loads, the LEDs may have to be disconnected. See section 9.3.6.

Figures $7-14$ to 7-19 are examples of addressing the TMS 9901 through the CRU pointing out in graphic form:

- External I/O in parallel (multibit) and serial (single bit) forms.
- The relationship between the CRU bits addressed and the bits in the source operand of the STCR instructions.
- The relationship between the CRU bit addressed and the displacement in TB, SBO, and SBZ instructions.

Bear in mind that CRU operations of 1 to 8 bits affect the left byte (more significant half) of a word.

1. Assembly Language:

| LWPI | $>300$ | Set Workspace Pointer to 30016 |
| :--- | :--- | :--- | :--- |
| LI | RO, $>$ B95B | Load RO with bit pattern to be output |
| LI | R12,>0020 | Load CRU pointer with base address of TMS 9901 I/O bits |
| LDCR | RO, 15 | Load 15 bits from RO to CRU |

2. Source Address in memory ( $W P=300_{16}$ therefore $R 0=30016$ )


FIGURE 7-14. LDCR WORD EXECUTION TO TMS 9901

1. Assembly Language:

LWPI $>300 \quad$ Set Workspace Pointer to $300_{16}$
LI R2,>B6B5 Load R2 with bit pattern to be output
LI R12,>0030 Load CRU pointer with base address of TMS 9901, P8
LDCR R2,2 Load 2 bits from R2 to CRU
2. Source Address in memory ( $W P=300_{16}$ therefore $R 2=30416$ )

3. Addressing:


FIGURE 7-15. LDCR BYTE EXECUTION TO TMS 9901

1. Assembly Language:

LWPI $>300 \quad$ Set Workspace Pointer to 30016
LI R12,>0020 Load CRU pointer with base address of TMS 9901 I/0 bits STCR R3,11 Store 11 bits from CRU in R3
2. Source Address in memory ( $\mathrm{WP}=30016$ therefore $\mathrm{R} 3=30616$ )


FIGURE 7-16. STCR WORD EXECUTION TO TMS 9901

1. Assembly Language:

| LWPI | $>300$ | Set Workspace Pointer to 30016 |
| :--- | :--- | :--- | :--- |
| LI | R12,>0020 | Load CRU pointer with base address of TMS 9901 I/O bits |
| STCR | R1, 6 | Store 6 bits from CRU in R1 |

2. Source Address in memory ( $\mathrm{WP}=300_{16}$ therefore $\mathrm{R} 3=30216$ )

3. Addressing:

4. Assembly Language:

LWPI $>300$ Set Workspace Pointer to 30016
LI R12,>0040 Load CRU pointer with base address of 4016 TB -3 Test the bit at CRU address 4016 minus 3
2. Addressing


NOTE
IF A JEQ (JUMP ON EQUAL) INSTRUCTION FOLLOWS A TB INSTRUCTION, A 1 FOUND WILL CAUSE A JUMP, AND A O FOUND WILL NOT CAUSE A JUMP [1 = EQUAL STATE).

1. Assembly Language:

LWPI $>300 \quad$ Set Workspace Pointer to 30016
LI R12,>0020 Load CRU pointer with base address of TMS 9901 I/0 bits
SBZ 7 Set the bit at CRU address 2016 plus 710 to zero
2. Addressing


### 7.6 PROGRAMMING THE TMS 9901 TIMER

The TMS 9901 has a timer feature which is accessed through the CRU (see page E-9). The control bit (CRU bit 0 in Table 7-2) is set to '1' to enter the clock mode. The clock can be set to any value greater than 0 that can be contained in 14 bits (notice that there are 14 CLK bits in Table 7-2). The TMS 9901 can be put into the clock mode and set the clock with one LDCR instruction. For, example:

| 1) | LI | R12,0 | Load base address of user TMS 9901 |
| :--- | :--- | :--- | :--- |
| 2) | LI | R1,>FFFF | Load timer value, clock mode |
| 3) | LDCR 1,15 | Set to clock mode, set timer |  |

Instruction 1 (above) resets the CRU pointer to the base address of the TMS 9901 at U10. Instruction 2 loads workspace register 1 with $\mathrm{FFFF}_{16}$. Instruction 3 sends 15 bits from R1 to the CRU. Notice that the 16 th bit was not sent because CRU bit 15 is a reset in the clock mode (See section 7.7 on Interrupts and Table 7-2). The least significant bit of $\mathrm{FFFF}_{16}$ is a '1' which sets the control bit to the clock mode.

As soon as the clock is loaded, it begins to count down to zero. When it reaches 0, it issues a level 3 interrupt (INT3- in Table 7-2). This means that INT3- must be enabled in order to recognize when the clock has reached zero. This is done as follows:

| 1) | SBZ 0 | Set TMS 9901 to interrupt mode |
| :--- | :--- | :--- |
| 2) | SBO 3 | Unmask INT3- |

When the clock is enabled, it interrupts on level 3 and the external level 3 interrupt is disabled; therefore, in order to detect the clock interrupt, CRU bit 15 (INTREQ) must be examined as follows:

| 1) | SBO | 0 | Set to clock mode |
| :--- | :--- | :--- | :--- |
| 2) HERE | TB | 15 | Examine bit 15, INTREQ |
| 3) | JEQ ONE | Jump to appropriate routine if clock INT3- <br> occurs |  |

Figure 7-20 shows an example program using the timer. This program turns an LED on and off at intervals determined by the contents of register R4, which is used to set the timer. Enter the program with the " $M$ " or "A" commands and execute it. The value at memory location 042A16 (contents of workspace register R4) can be altered to note the effect on the timer (try F00116 and $\mathrm{OFFF}_{16}$ ).

| ADDR | CODE | LABEL | MNEMONIC |  | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0200 |  | WP | BSS | 32 | RESERVE WORKSPACE |
| 0420 | 02E0 |  | LWPI | WP | LOAD WORKSPACE POINTER |
| 0422 | 0200 |  |  |  |  |
| 0424 | 020C |  | LI | R12,0 | SET CRU BASE ADDR TO USER 9901 |
| 0426 | 0000 |  |  |  |  |
| 0428 | 0204 |  | LI | R4, $>$ FFFF | LOAD R4 WITH TIMER VALUE |
| 042A | FFFF |  |  |  |  |
| 042C | 1E00 | HE | SBZ | 0 | SET TO INTERRUPT MODE |
| 042E | 1D03 |  | SBO | 3 | UNMASK INT 3 (CLOCK INT) AT USER 9901 |
| 0430 | 1D10 |  | SBO | 16 | LIGHT LED |
| 0432 | 33 C 4 |  | LDCR | R4,15 | SET TO CLOCK MODE AND SET CLOCK |
| 0434 | 1FOF | WA | TB | 15 | LOOK FOR TIMER INTERRUPT |
| 0436 | 16FE |  | JNE | WAIT | IF NO TIMEOUT WAIT FOR IT |
| 0438 | 1E00 |  | SBZ | 0 | SET TO INTERRUPT MODE |
| 043A | 1D03 |  | SBO | 3 | RESET INT 3 |
| 043C | 1E10 |  | SBZ | 16 | IF TIMEOUT, TURN OFF LED |
| 043E | 33 C 4 |  | LDCR | R4,15 | SET CLOCK |
| 0440 | 1FOF | W2 | TB | 15 | LOOK FOR TIMEOUT INTERRUPT |
| 0442 | 16FE |  | JNE | WAIT2 | IF NO TIMEOUT WAIT FOR IT |
| 0444 | 10F3 |  | JMP | HERE | START OVER |

FIGURE 7-20. TMS 9901 TIMER EXAMPLE PROGRAM
7.7 PROGRAMMING THE TMS 9901 FOR INTERRUPTS

In order to understand interrupt programming, it is necessary to understand the path that a given external interrupt takes through the TMS 9901 to the processor. Figure 7-21 shows this path.


FIGURE 7-21. INTERRUPT PATH

In Figure 7-21 an external interrupt, active low, is represented by a switch. The interrupt signal enters the TM 990/U89 through connector P5. The interrupt then enters the TMS 9901 and is compared with the interrupt mask (CRU bits 1-15). If the appropriate mask is enabled, the interrupt is encoded and sent to the processor. The processor compares the interrupt level with its own interrupt mask, entering the interrupt mode if the interrupt level is enabled.

Circuitry between the TMS 9901 and the processor translates the interrupt level to allow a user selectable reset signal from an external source. Table 7-3 clarifies the relationship between the interrupt nomenclature of the two devices. Notice that user INT-1 at the TMS 9901 becomes a non-maskable level 0 reset interrupt at the processor; and user INT-3 becomes a level 1 interrupt at the processor.

Figure 7-22 shows an example program using INT-5 which is available at connector P5-16 (see Figure 7-6). An adjacent pin, P5-14 is at ground potential; therefore, INT-5 may be forced active low by touching P5-14 to P5-16 with a piece of wire.

Enter the program with the "A" command or "M" command and execute it. If the example program from Figure $7-12$ is still in memory, it is only necessary to enter the interrupt vector and enable section (memory locations 022416 to $023 C_{16}$ and the interrupt service routine (memory locations 032016 to 033C16).

LEDs 0 through 3 will start to count in binary as in the example in Figure 7-12. When the INT-5 becomes active low (touching P-14 to P-16), the LEDs and sound disk will behave as if the load switch had been activated. After the load sequence, the LEDs will resume the binary counting at the place they left off before the interrupt.

TABLE 7-3. INTERRUPT FUNCTION, VECTOR, AND MASK VALUES

| TMS 9901 <br> Interrupt/ <br> State | TMS 9980A OR TMS 9981 |  |  |
| :---: | :---: | :---: | :---: |
|  | Function | Vector Location <br> (Memory Address16) | Interrupt Mask Values To Enable (LIMI Value) |
| RST-1 | Reset | 0000 | Don't Care-Unmaskable |
| INT-1 | Reset | 0000 | Don't Care-Unmaskable |
| INT-2 | Load | 3 FFC | Don't Care-Unmaskable |
| INT-3/TIMER | Level 1 | 0004 | 1 through F |
| INT-4 | Level 2 | 0008 | 2 through F |
| INT-5 | Level 3 | 000 C | 3 through F |
| INT-6 | Level 4 | 0010 | 4 through F |



FIGURE 7-22. INTERRUPT EXAMPLE PROGRAM

The example program in Figure $7-22$ will be explained in detail, section by section, in the following paragraphs. The code will be presented first, then the explanation will follow.

| 0200 | WP | BSS 32 | RESERVE WORKSPACE |
| :--- | :--- | :--- | :--- |
| 0220 | O2EO | BE | LWPI WP |
| 0222 | 0200 |  |  |

This code sets up the workspace as follows:
Workspace register Memory location (in hex)

| 0 | 0200 |
| ---: | ---: |
| 1 | 0202 |
| 2 | 0204 |
| 3 | 0206 |
| 4 | 0208 |
| 5 | 020 A |
| 6 | 020 C |
| 7 | 020 E |
| 8 | 0210 |
| 9 | 0212 |
| 10 | 0214 |
| 11 | 0216 |
| 12 | 0218 |
| 13 | 021 A |
| 14 | 021 C |
| 15 | 021 E |



When an interrupt occurs, the program counter is set according to the level of the interrupt. The column labeled 'Vector Location' in Table 7-3 shows the memory location containing the value to be loaded into the workspace pointer and program counter for each interrupt level. Table $7-4$ shows the memory locations and contents of the interrupt vector area in memory.

According to Table 7-4, the vector locations for INT3- is $000 C_{16}$ for the workspace pointer and $000 \mathrm{E}_{16}$ for the program counter. The example program interrupt service routine workspace begins at 030016 , and the example program interrupt service routine begins at $320_{16}$. These values are loaded as shown in Table 7-4.

TABLE 7-4. INTERRUPT VECTOR MEMORY MAP

| Vector | Contents of Memory Location | Memory Location (in hex) | Contents for Example <br> (Figure 7-22) |
| :---: | :---: | :---: | :---: |
| Reset Vector | Workspace Pointer | 0000 |  |
|  | Program Counter | 0002 |  |
| Interrupt 1 Vector | Workspace Pointer | 0004 |  |
|  | Program Counter | 0006 |  |
| Interrupt 2 Vector | Workspace Pointer | 0008 |  |
|  | Program Counter | 000 A |  |
| Interrupt 3 Vector | Workspace Pointer | 000 C | 030016 |
|  | Program Counter | 000 E | 032016 |
| Interrupt 4 Vector | Workspace Pointer | 0010 |  |
|  | Program Counter | 0012 |  |



This code enables the interrupts in the TMS 9901 and the processor, thus clearing the interrupt path to the processor (see Figure 7-21).

| * | HEX COUNTING ROUTINE |  |  |
| :---: | :---: | :---: | :---: |
|  | LI | R12,>20 | CRU BASE OF USER 9901 I/O BITS |
| LD | LI | R2,0 | INITIAL HEX NUMBER (0) |
| FL | LDCR | R2,0 | DISPLAY HEX NUMBER ON LEDS |
|  | LI | R1, $>$ FFFF | LOAD DELAY COUNTER |
| DL | DEC | R1 | IS COUNTER FINISHED? |
|  | JNE | DL | IF NOT, DECREMENT AGAIN |
|  | CI | R2, $>\mathrm{F}$ | HAS HEX COUNT REACHED 15 ( $>\mathrm{F}$ ) |
|  | JEQ | LD | IF SO, RELOAD ZERO |
|  | INC | R2 | IF NOT, ADD ONE TO HEX NUMBER |
|  | JMP | FL | DISPLAY NEW HEX NUMBER |

This is the same code as the example program in Figure $7-12$, which counts a binary sequence on LEDs 0 through 3. It is used here to demonstrate that the program will resume at the point where it was when it was interrupted, after the interrupt service routine.


The interrupt service routine performs the following:

1. Masks off all interrupts at the processor so that the interrupt service routine will not be interrupted (LIMI 0 instruction). This step is included as an example; it is not necessary since there are no other interrupts in our example. Even if there were other interrupts, it may not be desirable to mask off higher priority interrupts.
2. The instructions in memory locations $0324_{16}$ to 033016 cause the LEDs to flash as in the Load sequence by branching to a routine in the monitor (at memory location 300416 ) four times.

3. The instructions at memory locations 033216 to 033016 restore the interrupt enable at the processor and the TMS 9901 ; then, returns control to the program at the point at which it was interrupted.

## SECTION 8

THEORY OF OPERATION

### 8.1 INTRODUCTION

This section presents the theory of operation of the TM 990/U89 Microcomputer. Information from the following manuals may be used to supplement material in this section:

- TMS 9980 Microprocessor Data Manual
- TMS 9901 Programmable Systems Interface Data Manual
- TMS 9902 Asynchronous Communications Controller Data Manual
- TMS 2532 Programmable Read Only Memory Data Sheet
- TMS $2708 / 2716$ Programmable Read Only Memory Data Sheet
- TMS 4014 Random Access Memory Data Sheet
- TMS 4732 Read Only Memory Data Sheet
- TMS 9900 Family System Design Handbook
- The tTl Data Manual


### 8.1.1 System Architecture

Figure 8-1 shows the major function blocks of the TM 990/U89 representing the processing, memory, and I/O portions of the microcomputer. Also shown in the figure are the primary signal buses of the system which are: the data bus, the address bus, the cCmmunications Register Unit (CRU) bus, and the control bus.

Throughout the remainder of this section, the operation of these buses and function blocks will be discussed. The first topic is the buses, since they tie all the blocks together.

### 8.2 SYSTEM BUSES

### 8.2.1 Data Bus

The data bus consists of eight bidirectional lines, Do through D7, used to transfer information between the processor and memory, either onboard or offboard through the bus expansion interface. D0 is the most significant bit and D7 is the least significant.

The direction of data transfer is controlled by the processor and indicated by the state of control bus signal DBIN which is set to a logic one when the processor has disabled bus drivers and entered an input mode.


FIGURE 8-1. SYSTEM BLOCK DIAGRAM

### 8.2.2 Address Bus

The address bus is composed of fourteen lines, AO through A13 CRUOUT, which are normally driven by the processor and are used to reference individual memory and CRU locations. Memory references are distinguished from CRU operations by observing the state of control bus signal MEMEN- which the processor sets to a logic zero during memory cycles. During memory references AO through A13 CRUOUT present the address of the byte being accessed, where AO is the most significant bit and A13 CRUOUT is the least significant bit of the address. During CRU cycles, AO and A1 are set to zero and A2 through A12 contain the effective CRU bit address being referenced, where A2 is the most significant bit and A12 is the least significant bit of the address. A13 CRUOUT is shared with the CRU bus during CRU operations and is discussed further below.

In addition, A0, A1, and A13 CRUOUT are used during the execution of external instructions (CKON, CKOF, RSET, IDLE and LREX) to present the 3-bit code identifying each instruction.

### 8.2.3 CRU Bus

The CRU bus consists of four signals: A13 CRUOUT, CRUCLK, IOCLK, and CRUIN. During CRU output instructions (SBZ, SBO, and LDCR), A13 CRUOUT contains the value of the bit being output. After a delay to allow the CRU bit address (A2 through A12) and the output bit A13 CRUOUT to stabilize, the processor strobes CRUCLK to latch the output bit in the output device. IOCLK is a buffered derivative of CRUCLK and is the actual strobing signal connected to the output devices. During CRU input instructions (TB and STCR) the processor again sets up the CRU bit address on A2 through A12 and, after a delay for settling, reads the input bit from CRUIN.

### 8.2.4 Control Bus

The control bus consists of a number of timing, request, and status signals used by the processor and support circuitry. Included in this group are DBIN and MEMEN-, which were mentioned above, along with WE-, READY, DRE-, INT 0 through INT 2, HOLD-, HOLDA, IAQ, and $\varnothing 3-$. A brief description of each signal is given in Table 8-1.

TABLE 8-1. CONTROL BUS FUNCTIONS

| SIGNAL | ACTIVE STATE | PURPOSE |
| :---: | :---: | :---: |
| WE- | LOW | Strobe to memory devices for writing data to memory. |
| READY | HIGH | Indicates to the processor that the memory is ready to be accessed. Wait states are generated by pulling this line low. |
| DRE- | LOW | Delays RAM chip selects during write operations to avoid bus conflicts. See paragraph 8.5.1. |
| INT 0 INT 1 INT 2 | HIGH | Encoded interrupt request lines to processor. See paragraph 8.4. |
| HOLD- | LOW | Requests processor to give up control of address, data buses, MEMEN-, WE—, and DBIN. |
| HOLDA | HIGH | Acknowledges that processor has given up signals mentioned above, and has suspended activity. |
| IAQ | HIGH | Indicates that an instruction acquisition is under way. |
| ¢3- | LOW | Clock signal generated by the processor for synchronization of external devices. |

The processor function block in Figure 8-1 consists of a MP9529 microprocessor which is functionally equivalent to the TMS 9980A. The factors which distinguish the two are: (1) The MP9529 requires a $V_{D D}$ supply of +9.3 volts typical, (2) The MP9529 has a maximum external clock frequency of 8.08 MHz , and (3) The MP9529 has a maximum free air operating temperature of $50^{\circ} \mathrm{C}$. They are otherwise identical.

The processor is perhaps the most important part of the system since within it resides the capacity to make decisions and take different courses of action based on those decisions. Processor decisions may result not only through the execution of program instructions involving the processor's STATUS REGISTER (see Figure 8-2) but also as a result of interrupt signal inputs to the processor (see Figure 8-3).

In addition to decision making, the processor is responsible for:

- Instruction acquisition and interpretation
- Timing of most control signals and data transfers
- Data, Address, and CRU bus control.

Figure 8-4 shows the processor signals grouped by function along with the clock oscillator circuit.

### 8.3.1 Clock Oscillator

The clock oscillator, composed of two inverters from U14, R9, R10, C6 and Y1, generates the 8 MHz signal INTCLK which is then buffered and routed to the processor as CKIN. From CKIN, the processor internally generates four mutually exclusive clock signals ( $\varnothing 1$ through $\varnothing 4$ ) which it uses to synchronize its operations. In addition, the processor inverts and buffers one of its internal clocks to provide $\varnothing 3$ - which is used externally by processor support and CRU circuitry.

### 8.3.2 External Instruction Decoding

Recall that the address bus is used not only to reference memory and CRU locations but also to identify external instructions. These instructions are CKON, CKOF, IDLE, LREX, and RSET. They allow user-defined external functions to be initiated under program control. When any of these five instructions are executed by the TMS 9980A, a unique three-bit code appears on A0, A1, and A13 CRUOUT along with a CRUCLK pulse. IDLE also causes the TMS 9980A to enter the idle state and remain until an interrupt, RESET, or LOAD occurs. While in this state, the code and CRUCLK pulses occur repeatedly until the ide state is terminated.

Also recall that the CRU instructions $S B Z, S B O$, and LDCR cause CRUCLK to strobe, but that AO and A1 were always low (logic 0) for CRU operations. To prevent external instruction CRUCLK pulses from affecting CRU devices, the signal IOCLK, is decoded by Network U5 from CRUCLK, AO, A1, and A13 CRUOUT and is routed to the strobe inputs of CRU devices. U5 also decodes the external instruction codes into mutually exclusive signals for implementation as shown in Figure 8-5. The result of executing external instructions on the TM 990/U89 is tabulated in Table 8-2.


FIGURE 8-2. TMS 9980A INTERNAL ARCHITECTURE


FIGURE 8-3. TMS 9980A CPU FLOW CHART


FIGURE 8-4. TMS 9980A SIGNALS


FIGURE 8-5. EXTERNAL INSTRUCTION DECODE

| Instruction | Execution Results |
| :--- | :--- |
| CKON | Illuminates FWD indicator, activates DECK CONTROL- <br> signal to audio cassette interface. |
| CKOF | Extinguishes FWD indicator, deactivates DECK <br> CONTROL-signal. |
| IDLE | Places TMS 9980A in idle state, illuminates IDLE <br> indicator. |
| LREX | Causes TMS 9980A to execute a LOAD operation. |
| RSET | Not implemented. Available for user definition. |

Control of the FWD indicator is accomplished through flip-flop U4. The decoded signals corresponding to the CKON and CKOF codes are wire-ORed and used to clock U4, which sets or resets depending on the external instruction code.

Network U9 is used to "stretch" the decoded IDLE- pulses to fully illuminate the IDLE indicator.

### 8.4 INTERRUPTS

Observe that the TMS 9980A has no separate lines for RESET and LOAD signals. Instead, those functions are decoded from the state of interrupt inputs to the microprocessor INTO, 1, and 2 as shown in Table 8-3. Receipt of an active interrupt code causes the processor to respond as illustrated in the CPU Flow Chart, Figure 8-3. Note that the inputs on INTO to INT2 for interrupt levels 1 to 4 are a binary 3 to 6 ( 0112 to $110_{2}$ ).

TABLE 8-3. TMS 9980A INTERRUPT DECODING

| Interrupt Code <br> INT0-INT2 | Function | Vector <br> Address |
| :---: | :---: | :---: |
| 000 | RESET | 0000 |
| 001 | RESET | 0000 |
| 010 | LOAD | 3 FFC |
| 011 | INTERRUPT 1 | 0004 |
| 100 | INTERRUPT 2 | 000 B |
| 101 | INTERRUPT 3 | 000 C |
| 110 | INTERRUPT 4 | 0010 |
| 111 | - |  |

Encoding of the interrupt code signals is performed by the interrupt section of the USER I/O PORT and the LOAD INTERRUPT GENERATOR. Interrupt signal flow is diagrammed in Figure 8-6. The interrupt code is normally generated by the TMS 9901 (U10) in the USER I/O PORT which receives interrupt requests from the SYSTEM I/O PORT and from external sources through connector P5. Interrupt sources are tabulated in Table 8-4.


FIGURE 8-6. INTERRUPT SIGNAL FLOW
TABLE 8-4. INTERRUPT SOURCES

| CPU FUNCTION | INTERRUPT SOURCE* | SIGNAL NAME | U10 INTERNAL SIGNAL NAME |
| :---: | :---: | :---: | :---: |
| RESET | POWER-UP RESET CIRCUIT, P5 | RESET- | RST1- |
|  | P5 | USERINT 1 - | INT 1- |
|  | P5, U10 | USER P14 | INT 8-/P14 |
|  | P5, U10 | USER P13 | INT 9-/P13 |
| LOAD | P5 | USERINT 2- | INT2- |
|  | P5, U10 | USER P12 | INT 10-/P12 |
| INTERRUPT 1 | P5 | USER INT 3- | INT 3- |
|  | P5, U10 | USER P11 | INT 11-/P11 |
| INTERRUPT 2 | P5 | USER INT 4- | INT 4- |
|  | P5, U10 | USER P10 | INT 12-/P10 |
| INTERRUPT 3 | P5 | USERINT 5- | INT 5- |
|  | P5, U10 | USER P9 | INT 13-/P9 |
| INTERRUPT 4 | SYSTEM I/O PORT P5, U10 | KBINT USER P8 | INT 6INT 14-/P8 |
| - | P5, U10 | USER P15 | INT 7-/P15 |
|  | P5, U10 | USER P7 | INT 15-/P7 |

[^3]Two features of the TMS 9901 should be understood before proceeding. First, observe in the TMS 9901 Data Manual that interrupt signals INT7- through INT15- share device pins with input-output signals P15 through P7 respectively. The TMS 9901 automatically disables interrupts from shared pins when that pin is programmed as an output. Without this protection, unwanted interrupts might be generated merely by writing a zero to an I/O bit which shares a device pin with an interrupt input signal.

Second, observe in Table 8-3 that INT7- and INT15- generate no interrupt codes usable to the processor in this system. However, they do affect the TMS 9901. For instance, if enabled, pulling the INT15-/P7 pin (signal USERP7) low will cause the TMS 9901 to set its internal INTREQ- bit low, which could then be polled by the processor. Likewise, pulling the INT7-/P15 pin low will cause the same result with the following added action: since the TMS 9901 prioritizes interrupt requests, INT7- being active effectively disables INT8through INT14- which do cause processor action in this system. INT15would also be disabled.

From the USER PORT, the interrupt code is routed to the LOAD INTERRUPT GENERATOR which may pass the code on to the processor or interpose its own code depending on the state of POWERGOOD and LOADREQ-.

POWERGOOD is generated by the POWER-UP RESET circuit composed of R29, R31, U1, C11, CR8, Q11, U14 and U36 shown in Figure 8-7. At the instant power is applied, C11 begins charging through R31. Q11 and R29 form a voltage follower to buffer the relatively low input impedance of the Schmitt trigger (U36) from the RC network. After approximately one second, the voltage at the emitter of Q11 will have rised to the upper threshold voltage of the Schmitt trigger and its output will go low. That signal is inverted by $U 14$ and becomes POWERGOOD which is fed to a section of U2, a quad two input multiplexer and edge triggered flip-flop. Since POWERGOOD is connected to both D multiplexer inputs, the signal is latched in the flip-flop regardless of the state of the multiplexer select input. The latching operation synchronizes changes in POWERGOOD with $\phi 3-$ and produces PG SYNC. Also notice that while POWERGOOD is low, RESETis also low, driving the $I / 0$ ports (U10 \& U11) to known states. PG SYNC is then fed back into U 2 to generate the interposing reset and load codes, and to U3 in the load delay circuit. Power-up sequence timing is shown in Figure 8-8.

LOADREQ- is generated by the external instruction decoder U5 during an LREX instruction (see Section 8.3.2) or by the load switch S1 and its debounce circuitry U6 and U7 shown in Figure 8-7. The falling edge of LOADREQ- clocks U4, which allows the timing sequence to proceed even if LOADREQ- stays low for an extended period as is possible during actuation of S1. The output of U4 is then clocked by IAQSYNC through two delaying stages in U3 before activating the LOAD- signal. This two-instruction delay is utilized by the UNIBUG monitor when executing a SINGLE STEP command. The timing sequence due to S 1 actuation is similar except that LOADREQ- may stay low for an extended time, and the instructions executed before and after LOAD code recognition may differ from those described.

The reader may wonder how a single LOAD vector fixed in EPROM could correctly direct the processor through both power-up and LREX sequences, where obviously different actions are performed. To accomplish this, the UNIBUG monitor keeps a flag in memory to tell it if a single step command is currently being performed. Based on the contents of this flag, the processor branches either to the completion of the single step routine or to the power-up routine as appropriate.


FIGURE 8-7. LOAD INTERRUPT GENERATOR AND POWER-UP RESET CIRCUIT
PGSYNC
$T_{1}$
$T_{0}$

FIGURE 8-8. POWER-UP SEQUENCE TIMING


FIGURE 8-9. LOAD TIMING

### 8.5 MEMORY

With fourteen address lines, the TMS 9980A can address up to 16,384 eight-bit memory locations. In this system, a total of 8192 locations are dedicated to onboard devices and the remaining locations are reserved for offboard functions. The system memory map, Figure 8-10 shows the organization of the memory space.

### 8.5.1 Memory Address Decoding

The memory address decoding circuit is shown in Figure 8-11. Chip enables for the various onboard memory devices are generated by the coincidence of certain control signals discussed below.

Address decoding is performed by U34 which divides the address space into four 4096 byte sectors identified by the control signals LOMEMENA- (low memory enable), DECODE 1, DECODE 2, and HIMEMENA- (high memory enable) as shown in Figure 8-12. As seen from the diagram, the 4 K byte system ROM (U33) is enabled by ROMCE- whenever HIMEMENA- is low ( $3000_{16} \leq$ ADDRESS $\leq 3 F F F_{16}$ ) and DBIN is high (read cycle in progress).

In addition U34 subdivides each sector into 1024 byte blocks, identified by BLOCK 0- through BLOCK 3-. Thus system RAM (U20 and U22) is enabled by RAMCEwhenever LOMEMENA- is low ( $0000 \leq$ ADDRESS $\leq 0 F F F$ ), BLOCK 0 - is low (XOOOSADDRESS $\leq$ X400), and DRE- is low.

DRE- (delayed RAM enable) is derived from DBIN and WE- and is used to prevent data bus conflicts. The RAM devices used in this system normally enable their data output buffers in response to a chip enable unless WE- goes low first. If the data buffers were enabled while the processor was outputting write data on the same lines, erroneous data may be written into the memory. DRE- avoids this problem by delaying RAM chip enables during write operations until WEhas gone low. RAM read and write cycle timing is shown in Figure $8-13$ and 8-14.

In a similar manner, onboard expansion RAM (U21 and U23) is enabled by EXPRAMCE- under the true conditions of LOMEMENA-, BLOCK 1-, and DRE-. The expansion ROM (U32) is enabled by EPROMCE- when LOMEMENA-, DBIN-, and BLOCK 2 are all low. A jumper option allows BLOCK 3- to be OR'ed with BLOCK 2- to increase the EPROM memory space to 2 K bytes for a TMS 2716 .

### 8.5.2 Memory Expansion

Offboard memory expansion capability is provided through the Bus Expansion Interface which generates buffered signals corresponding to AO through A13 CRUOUT, DO through D7, MEMEN-, WE-, DBIN, and HOLDA. READY and HOLD- inputs to the processor are also provided.

The direction of the expansion data bus buffers is controlled by the DINsignal which is generated as shown in Figure 8-15. The buffers are directed inward whenever DECODE 1- or DECODE2- is low ( $1000{ }_{16 \leq A D D R E S S} \leq 2 F F F_{16}$ ) and DBIN is high (read cycle in progress) to allow offboard memory data to be ready by the processor. At all other times, the data buffers are directed outward, as are the address and control buffers.

With one exception, all expansion buffer outputs go to a passive high impedance state in response to the HOLDA signal from the processor. The exception is EXPHOLDA (expansion hold acknowledge) which always drives outward to inform offboard circuitry that the system has relinquished control of the expansion buses.


* user strappable option (see section 9).


FIGURE 8-11. MEMORY ADDRESS DECODING


FIGURE 8-12. MEMORY PARTITIONING SIGNALS


FIGURE 8-13. RAM READ CYCLE TIMING


DECODE $1-$


FIGURE 8-15. EXPANSION DATA BUS CONTROL LOGIC

### 8.6 INPUT-OUTPUT

Input-output operations are performed via the Communications Register Unit (CRU). The TMS 9980A CRU addresses a total of 2048 inut-output bits effecting data transfers of from one to sixteen bits.

## NOTE

In this write-up, reference is made to R12 CRU address and to CRU base address. CRU base address is the actual bit being addressed and is the value on address lines A2 to A12 during a CRU operation, as explained in Section 7. The R12 CRU address is the contents of register 12 during a CRU operation and is used by the processor to determine the address bus contents during the CRU operation. The CRU base address is the R12 CRU address multiplied by two (or the R12 CRU base address shifted left one bit) as described in Section 7.

Onboard I/O for the TM 990/U89 is defined as four blocks of 32 bits as shown in the System CRU Map. Figure 8-16. Each block (or port) is enabled by a separate signal (USERIOCE-, KBIOCE-, COMIOCE-, or EXTCRUENA) decoded from the address bus as shown in Figure 8-17. CRUENA- insures that each 32-bit block is unique (i.e., appears only once in the CRU map) by requiring that address lines A1 through A7 be low for CRU operations. A8 through A12 route to the individual CRU devices to select the individual bit being referenced while A2 and A3 are decoded to BLOCK 0 - through BLOCK 3- and gated with CRUENA- to generate the four enable signals.

### 8.6.1 User I/O Port

The User I/O Port extends from R12 CRU address $000_{16}$ to $03 \mathrm{E}_{16}$ and consists of a TMS 9901 (U10) which provides 16 bidirectional signal lines available to the user through connector P5. The low order four bits (R12 CRU addresses 020 through 026) are also connected to the drivers for light emitting diodes CR1 through CR4 which illuminate in response to a logic one input. The individual bit assignments of the User Port are shown in Table 8-5.


FIGURE 8-16. SYSTEM CRU MAP


FIGURE 8-17. CRU ADDRESS DECODING LOGIC

| R12 CRU ADDRESS | TMS 9901 BIT ASSIGNMENT |  |  | SIGNAL LINE AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { BIT } \\ \text { ADDRESSED } \end{gathered}$ | INPUT | OUTPUT |  |
| 000 | 0 | CONTROL BIT | CONTROL BIT |  |
| 002 | 1 | INT1-, CLK 1 | MASK 1, CLK 1 | UINT 1- |
| 004 | 2 | INT2-, CLK 2 | MASK 2, CLK 2 | UINT 2- |
| 006 | 3 | INT3-, CLK 3 | MASK 3, CLK 3 | UINT 3- |
| 008 | 4 | INT4-, CLK 4 | MASK 4, CLK 4 | UINT $4-$ |
| 00A | 5 | INT5-, CLK 5 | MASK 5, CLK 5 | UINT 5- |
| OOC | 6 | INT6-, CLK 6 | MASK 6, CLK 6 | KBINT- |
| OOE | 7 | INT7-, CLK 7 | MASK 7, CLK 7 | USER P15 |
| 010 | 8 | INT8-, CLK 8 | MASK 8, CLK 8 | USER P14 |
| 012 | 9 | INT9-, CLK 9 | MASK 9, CLK 9 | USER P13 |
| 014 | 10 | INT10-, CLK 10 | MASK 10, CLK 10 | USER P12 |
| 016 | 11 | INT11-, CLK 11 | MASK 11, CLK 11 | USER P11 |
| 018 | 12 | INT12-, CLK 12 | MASK 12, CLK 12 | USER P10 |
| 01A | 13 | INT13-, CLK 13 | MASK 13, CLK 13 | USER P9 |
| 01C | 14 | INT14-, CLK 14 | MASK 14, CLK 14 | USER P8 |
| 01E | 15 | INT15-, INTREO- | MASK 15, RST 2 - | USER P7 |
| 020 | 16 | POINPUT | PO OUTPUT | USER PO |
| 022 | 17 | P1 INPUT | P1 OUTPUT | USER P1 |
| 024 | 18 | P2 INPUT | P2 OUTPUT | USER P2 |
| 026 | 19 | P3 INPUT | P3 OUTPUT | USER P3 |
| 028 | 20 | P4 INPUT | P4 OUTPUT | USER P4 |
| 02A | 21 | P5 INPUT | P5 OUTPUT | USER P5 |
| 02C | 22 | P6 INPUT | P6 OUTPUT | USER P6 |
| 02E | 23 | P7 INPUT | P7 OUTPUT | USER P7 |
| 030 | 24 | P8 INPUT | P8 OUTPUT | USER P8 |
| 032 | 25 | P9 INPUT | P9 OUTPUT | USER P9 |
| 034 | 26 | P10 INPUT | P10 OUTPUT | USER P10 |
| 036 | 27 | P11 INPUT | P11 OUTPUT | USER P11 |
| 038 | 28 | P12 INPUT | P12 OUTPUT | USER P12 |
| 03A | 29 | P13 INPUT | P13 OUTPUT | USER P13 |
| 03C | 30 | P14 INPUT | P14 OUTPUT | USER P14 |
| 03E | 31 | P15 INPUT | P15 OUTPUT | USER P15 |

### 8.6.2 System I/O Port

The System I/O Port occupies CRU addresses 40016 through $43 E_{16}$ and consists of another TMS 9901 (U11) dedicated to onboard devices such as the keyboard, display, sound disk, and the audio cassette interface. Individual bit assignments for the system port are shown in Table 8-6.

### 8.6.2.1 Keyboard and Display Interface

Signal flow between the TMS 9901 and keyboard and display is diagrammed in Figure 8-18. UNIBUG software routines scan both the keyboard and display thereby minimizing the hardware required to drive the 80 display segments and read the 45 keyswitches.

The display is a twelve digit common cathode seven segment L.E.D. type of which the middle ten digits are used. Used digits are numbered left to right from 1 to 10. Segments within a digit are designated as shown in Figure 8-19.


FIGURE 8-18. KEYBOARD AND DISPLAY INTERFACE BLOCK DIAGRAM


FIGURE 8-19. DISPLAY SEGMENT DESIGNATION

TABLE 8-6. SYSTEM PORT I/O MAP

| $\begin{gathered} \text { R12CRU } \\ \text { SOFTWARE } \\ \text { BASE } \\ \text { ADDRESS } \\ \hline \end{gathered}$ | TMS 9901 BIT ASSIGNMENT |  |  | SIGNAL LINE AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { BTT } \\ \text { ADDRESSED } \end{gathered}$ | INPUT | OUTPUT |  |
| 400 | 0 | CONTROL BIT | CONTROL BIT |  |
| 402 |  | INT1-, CLK 1 | MASK 1, CLK 1 | KB1- |
| 404 | 2 | INT2-, CLK 2 | MASK 2, CLK 2 | KB2- |
| 406 | 3 | INT3-, CLK 3 | MASK 3, CLK 3 | KB3- |
| 408 | 4 | INT4-, CLK 4 | MASK 4, CLK 4 | KB4- |
| 40A | 5 | INT5-, CLK 5 | MASK 5, CLK 5 | KB5- |
| 40 C | 6 | INT6-, CLK 6 | MASK 6, CLK 6 | RDATA |
| 40E | 7 | INT7-, CLK 7 | MASK 7, CLK 7 |  |
| 410 | 8 | INT8-, CLK 8 | MASK 8, CLK 8 |  |
| 412 | 9 | INT9-, CLK 9 | MASK 9, CLK 9 |  |
| 414 | 10 | INT10-, CLK 10 | MASK 10, CLK 10 |  |
| 416 | 11 | INT11-, CLK 11 | MASK 11, CLK 11 |  |
| 418 | 12 | INT12-, CLK 12 | MASK 12, CLK 12 |  |
| 41A | 13 | INT13-, CLK 13 | MASK 13, CLK 13 |  |
| 41 C | 14 | INT14-, CLK 14 | MASK 14, CLK 14 |  |
| 41 E | 15 | INT15-, INTREO- | MASK 15, RST 2 - |  |
| 420 | 16 | Poinput | POOUTPUT | digitsel a |
| 422 | 17 | P1 INUT | P1 OUTPUT | DIGITSEL B |
| 424 | 18 | P2 INPUT | P2 OUTPUT | DIGITSELC |
| 426 | 19 | P3INPUT | P3OUTPUT | DIGITSEL D |
| 428 | 20 | P4INPUT | P4OUTPUT | SEGMENT A- |
| 42 A | 21 | P5INPUT | P5 OUTPUT | SEGMENT B- |
| 42 C | 22 | P6INPUT | P6OUTPUT | SEGMENT C- |
| 42 E | 23 | P7 INPUT | P7 OUTPUT | SEGMENT D- |
| 430 | 24 | P8INPUT | P8OUTPUT | SEGMENTE- |
| 432 | 25 | P9 InPUT | P9 OUTPUT | SEGMENT F- |
| 434 | 26 | P10 INPUT | P10 OUTPUT | SEGMENT G- |
| 436 | 27 | P11 INPUT | P11 OUTPUT | SEGMENT P- |
| 438 | 28 | P12 INPUT | P12 OUTPUT | DSPLYTRIGR- |
| 43 A 43 C | 29 | P13INPUT | P13 OUTPUT | SHIFTLIGHT |
| 43 E | 30 31 | P14INPUT P15 INPUT | P140UPUT P15 OUTPUT | WDATA |

Display segment and digit driver circuits are shown in Figure 8-20. Current is sourced to all A segment anodes by pulling SEGMENT A- low, provided DISPLAYENA- is also low. Current is sunk from all digit 1 cathodes by pulling DIGIT 1- low, which is accomplished through U8 (a 74LS145, one of ten decoder) by placing an all zero code on DIGITSEL A through DIGITSEL B. The remaining segments and digits are driven in a similar manner. All L.E.D.'s between sourced anode connections and sunk cathode connections will be illuminated.

While scanning the display does reduce the amount of display drive circuitry needed, it also reduces each segment's duty cycle, and hence, its apparent brightness. To counteract this effect, the segment currents are set much higher than normally required for continuous operation. The resulting highintensity pulse is perceived by the eye to be of normal brightness. The increased segment current does not harm the display because the average power dissipated in each segment is still within normal limits. However, should normal program control ever be lost, it is possible that segments could remain illuminated for extended periods resulting in display damage. The fail-safe timer (U29) guards against that possibility by requiring constant reassurance from the scan routine that program control is being maintained. That reassurance is provided by periodic pulsing of the DSPLYTRIGR- line. Loss of that drive signal allows the timer to expire and drives DISPLAYENA- high disabling the entire display.


FIGURE 8-20. DISPLAY DRIVER CIRCUITRY

The keyboard is composed of 45 normally open switches connected in a matrix between 9 rows and 5 columns as shown in Figure 8-21. Keyboard scanning is normally performed in conjunction with the display scan. As mentioned above, digits are enabled by outputting a four bit select code on DIGITSEL A through DIGITSEL $D$ which is decoded to ten active low enable lines. Nine of those lines (DIGIT 1- through DIGIT 9-) are routed to the keyboard row lines. Once a display digit is selected and the corresponding keyboard row line enabled, key closures on that row are detected by reading the state of the keyboard column lines KB1- through KB5-. Since the column lines have pull-up resistors and therefore normally float at a logic one, a low level on a column line indicates a key closure to the enabled row line.

The column lines KB1- through KB5- are read through U11 using another unique feature of the TMS 9901. Since the device contains an interrupt mask register, activity on the interrupt inputs may be prevented from causing interrupt code generation. However, the actual state of the interrupt input lines may still be read using the TB and STCR instructions. Therefore, with interrupts masked, the dedicated interrupt request pins (INT 1- through INT6-) may be used as ordinary input pins for reading data. The state of the keyboard column lines is then read by interrogating the INT 1- through INT 5bits in U11.


FIGURE 8-21. KEYBOARD INTERFACE

### 8.6.2.2 Audio Cassette Interface

The Audio Cassette Interface allows the user to read and write digital data on a voice-quality cassette or reel recorder. The purpose of the interface is to trnslate the TTL level data signals to recorder-compatible signal levels, and vice versa. The actual generation and interpretation of the data streams is done by the processor under software control.

The UNIBUG monitor encodes data on tape using a frequency-shift keying (FSK) technique where a logic zero is represented by two complete cycles at 1200 Hz and a logic one is represented by two cycles at 2400 Hz . UNIBUG computes the required signal frequency based on the data bit to be written and outputs an approximate square wave of that frequency on WDATA (P15 of U11).

The WDATA signal is then shifted to tape-compatible levels by the write circuit shown in Figure 8-22. Buffered by open-collector gate U7, the signal is then attenuated by the voltage divider composed of R45 and R46 to approximately 500 millivolts peak to peak. A low pass filter consisting of R47 and C10 then removes the higher frequency components and presents the rounded square wave signal to the recorder. Notice that the logical inversion of the signal by $U 7$ is unimportant since the information is contained in the frequency of the signal and not its magnitude.


FIGURE 8-22. CASSETTE WRITE CIRCUIT

Playback signals from the recorder are conditioned by the read circuit shown in Figure 8-23. Resistor R42 places a light load on the AUDIOIN signal line to reduce effects from induced noise while $C 9$ blocks any $D C$ component of the audio signal. A magnitude limiting stage composed of R43, U38, CR10, and CR11 then clips the signal to a peak level of one diode drop, or approximately 600 millivolts. It is then amplified by a gain stage consisting of the remainder of U38, R40, and R41 and squared by Schmitt trigger U36 to produce RDATA which is read by U11. R30 is used to slightly modify the normal threshold voltages of the device to center its hysteresis characteristics more about zero volts.

Observe that due to the double inversion of the signal, once by the limiter and again by the Schmitt trigger, RDATA has the same voltage polarity as AUDIOIN. R50 is used to supply a small amount of positive feedback to the input of the limiter and give the entire circuit the characteristics of a Schmitt trigger. R51, together with R50, sets the overall circuit's threshold voltages and determines its hysteresis.


FIGURE 8-23. CASSETTE READ CIRCUIT

### 8.6.2.3 Sound Disk

The Sound Disk (DS1) is a piezoelectric crystal which flexes when an electric potential is applied across it. The SPKRDRIVE signal (P14 of U11) is amplified by Q10 and applied to the disk which generates a tone of frequency equal to the SPKRDRIVE signal.

### 8.6.3 Serial Communications Port

The Serial Commuications Port occupies CRU addresses 80016 through $83 E_{16}$ and consists of a TMS 9902 Asynchronous Communications Controller and interface devices for conversion of signals to RS-232-C and 20 milliampere current loop levels. The TMS 9902 receives data from the CR4 and generates the timing and handshaking signals necessary to send the data to a data terminal such as a printer or video display. In addition, the TMS 9902 receives data from the terminal and buffers it for presentation to the CRU. The bit assignments of the Serial Communications Port are shown in Table 8-7. These signals can be brought out to an optional 25-pin EIA connector installed by the user at P3.

| R12 CRU ADDRESS | $\begin{gathered} \text { BIT } \\ \text { ADDRESSED } \end{gathered}$ | TMS 9901 BIT ASSIGNMENT |  | SIGNAL LINE AFFECTED |
| :---: | :---: | :---: | :---: | :---: |
|  |  | INPUT | OUTPUT |  |
| 800 | 0 | RBR 0 | * |  |
| 802 | 1 | RBR 1 | * |  |
| 804 | 2 | RBR 2 | * |  |
| 806 | 3 | RBR 3 | * |  |
| 808 | 4 | RBR 4 | * |  |
| 80A | 5 | RBR 5 | * |  |
| 80 C | 6 | RBR 6 | * |  |
| 80E | 7 | RBR 7 | * |  |
| 810 | 8 | 0 | * |  |
| 812 | 9 | RCVERR | * |  |
| 814 | 10 | RPER | * |  |
| 816 | 11 | Rover | LXDR |  |
| 818 | 12 | RFER | LRDR |  |
| 81A | 13 | RFBD | LDIR |  |
| 81 C | 14 | RSBD | LDCTRL |  |
| 81E | 15 | RIN | TSTMD | RCVDATA |
| 820 | 16 | RBINT | RTSON | RST- |
| 822 | 17 | XBINT | BRKON | XmTDATA |
| 824 | 18 | 0 | RIENB |  |
| 826 | 19 | timint | xRIENB |  |
| 828 | 20 | DSCINT | TIMENB |  |
| 82A | 21 | RBRL | DSCENB |  |
| 82 C | 22 | Xbre |  |  |
| 82E | 23 | XSRE |  |  |
| 830 | 24 | TIMERR |  |  |
| 832 | 25 | TIMELP |  |  |
| 834 | 26 | RTS |  | RTS- |
| 836 | 27 | DSR |  | DSR- |
| 838 | 28 | CTS |  | RTS- |
| 83A | 29 | DSCH |  |  |
| ${ }^{83 C}$ | 30 | FLAG |  |  |
| 83E | 31 | INT | RESET |  |

*Control, Interval, Receive Data Rate, Transmit Data Rate, and Transmit Buffer Registers depending on Register Load Control Flags (bits 14-11). See TMS 9902 Data Manual in Appendix F .

### 8.6.4 External I/O Port

The External I/O Port allows the user to expand his input-output capability offboard. Signals provided through the Bus Expansion Interface include the address lines, A13 CRUOUT, CRUIN, IOCLK, and EXPCRUENA and are available at connector P4. Signal $\varnothing 3$ - is also provided to facilitate I/O expansion using TMS 9900 family I/O devices. P inputs from external CR4 devices are enabled by EXPCRUENA (see Figure 8-24) at R12 CRU addresses $\mathrm{C} 00_{16}$. A jumper option is provided to allow expansion of external I/O to R12 CRU addresses $\mathrm{C} 0 \mathrm{O}_{16}$ through $\mathrm{FFE} \mathbf{1 6}^{-}$

Outputs to external CRU devices are determined by decode logic constructed by the user, typically being a function of EXPCRUENA and address lines A8 through A12.

The external CRU bus outputs, like the address and data bus lines, enter a high impedance state in response to the HOLDA signal from the processor.


FIGURE 8-24. EXTERNAL I/O PORT

### 9.1 INTRODUCTION

Users wishing to expand the capability of their TM 990/U89 are encouraged to make use of the numerous user options already provided on the board. This section describes those options and details procedures for their incorporation. Figure 9-1 shows the layout of the TM 990/U89 board.

### 9.2 MEMORY OPTIONS

### 9.2.1 On-Board RAM Expansion

On-board RAM may be expanded to 2048 bytes by installing memory devices as shown below. User RAM will then extend from memory addresses $>0000$ to $>07 \mathrm{FF}$.

Qty
2

Description
TMS 4014 OR EQUIVALENT (TMS 4045)*

Install At
U21, U23

### 9.2.2 On-Board EPROM, 1K Bytes

1024 bytes of EPROM may be added to the board by installing the device listed below. Circuitry is already provided to map the EPROM at memory addresses $>0800$ to >0BFF.
$\frac{\text { Qty }}{1} \quad \frac{\text { Description }}{\text { TMS 2708 }} \quad \frac{\text { Install At }}{\text { U32 }}$
9.2.3 On-Board EPROM, 2K Bytes

2048 bytes of EPROM may be added to the board by modifying the board per the procedure below and installing the device below. Following the modification, the EPROM will be mapped at memory addresses >0800 to >OFFF.
$\frac{\text { Qty }}{1} \quad \frac{\text { Description }}{\text { TMS } 2716} \quad \frac{\text { Install At }}{\text { U32 }}$

Modification procedure:
a. Cut the conductor trace between E38 and E39.
b. Cut the trace between E40 and E41.
c. Add a jumper wire between E39 and E40.
d. Add a jumper between E41 and E42.
e. Add a jumper between E49 and E50.

[^4]

FIGURE 9-1. TM 990/U89 BOARD LAYOUT

### 9.2.4 On-Board EPROM, 4K Bytes

4096 bytes of EPROM may be substituted for the system ROM by removing the device at U33 and replacing it with EPROM listed below:
Qty $\quad \frac{\text { Description }}{\text { TMS } 2532} \quad \frac{\text { Install At }}{\text { U33 }}$

While sacrificing the use of the UNIBUG monitor and assembler, this substitution provides the capability for installing resident user programs of up to 4096 bytes on the board. This capability may be expanded to 6144 bytes by installing an additional 2 K byte EPROM per Section 9.1.3. Typical applications of this option include user-written operating systems and applications programs. The 4 K byte EPROM is mapped at memory addresses $>3000$ to $>3 F F F$.

### 9.2.5 Off-Board Memory Expansion

Up to 8192 bytes of user-defined off-board memory or memory-mapped I/O may be used, in addition to the on-board memory described above, by installing the Bus Expansion Interface components per Table 9-1. Signals provided through the interface include the address bus, data bus, and memory control signals. These signals are available at connector port P 4 as shown on sheet 11 of the schematics in Appendix A.

TABLE 9-1. LIST OF MATERIALS, OFFBOARD MEMORY EXPANSION

| Item | Qty | Description | Install At |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 74 LS 126 | U30 |
| 2 | 2 | 74 LS 244 | U18, U26 |
| 3 | 1 | ThS245 | U27 |
| 4 | 1 | RES, 10K $2,5 \%, 0.25 \mathrm{~W}$ | R34 |

### 9.3 INPUT-OUTPUT OPTIONS

### 9.3.1 Asynchronous Communications, EIA

The capability to perform asynchronous serial communications with devices meeting the requirements of $\mathrm{RS}-232-\mathrm{C}$ may be added to the board by installing Serial Communication Interface components per Table 9-2. The interface occupies CRU base addresses >0800 through >083E. When installed, signals are available at $25-$ pin connector P3 as shown in sheet 10 of the schematics (Appendix A). This sheet also shows the interconnection of the components in Table 9-2.

TABLE 9-2. LIST OF MATERIAL, EIA OPTION

| Item | Qty | Description | Install At |
| :---: | :---: | :---: | :---: |
| 1 | 1 | TMS 9902 | U31 |
| 2 | 1 | 75188 | U37 |
| 3 | 1 | RES, 10K $2,10 \%, 0.25 \mathrm{~W}$ | U34 |
| 4 | 2 | RES, 3.3K $20 \%, 0.25 \mathrm{~W}$ | R35, R36 |
| 5 | 1 | Connector, AMP 206584-2 or | P3 |
|  | CANNON DBP-25S-AA |  |  |

The capability to perform asynchronous serial communications with devices having a 20 mA current loop interface may be added by modifying the board as described below and installing Serial Communications Interface components per Table 9-3. When installed, signals will be available at 25-pin connector P3 as shown on sheet 10 of the schematics in Appendix A. This sheet also shows the components in Table 9-3. The serial interface occupies R12 CRU base addresses $>0800$ through $>083 \mathrm{E}$.

Modification procedure:
Add a jumper wire between E25 and E26.
TABLE 9-3. LIST OF MATERIALS, TTY OPTION

| ITEM | QTY | DESCRIPTION | Installat |
| :---: | :---: | :---: | :---: |
| 1 | 1 | TMS 9902 | U31 |
| 2 | 1 | 75188 | U37 |
| 3 | 1 | 2N2905 | 012 |
| 4 | 1 | 1 N 914 B | CR9 |
| 5 | 1 | RES, 33Kת, $10 \%, 0.25 \mathrm{~W}$ | R32 |
| ${ }_{7}$ | 1 | RES, $3.3 \mathrm{~K} \Omega 2,10 \%, 0.25 \mathrm{~W}$ | R33 |
| 7 | 1 | RES, $10 \mathrm{~K} 12,10 \%, 0.25 \mathrm{~W}$ | R34 |
| 8 | 1 | RES, 3300 , $10 \%, 0.5 \mathrm{~W}$ | R37 |
| 9 | 1 | RES, $560 \Omega \mathrm{~L}, 10 \%$, 0.5 W | R38 |
| 10 | 1 | RES, 2.7Kı, $10 \%$, 0.25W | R39 |
| 11 | 1 | CONNECTOR, AMP 205858-2 or CANNON DBU-25S-AA | P3 |

### 9.3.3 On-Board Cassette Relay

Control of the cassette deck motors may be performed by the TM 990/U89 through the installation of an on-board relay and transient protection diode as listed below, and connection of P2 pins 1 and 4 to the deck's "REMOTE" jack.

| Item | Qty | Description | Install At |
| :--- | :---: | :---: | :---: |
| 1 | 1 | 1N914B | CR12 |
| 2 | 1 | RELAY, COSAR | $1112-12-1 A^{*}$ |

* Cosar, 3121 Benton St., Garland, Texas 75042


## CAUTION

Operation with cassette models other than those listed in 2.7 .1 may not yield reliable data transfers and certain models of recorders can damage the TM 990/U89 control relay due to excessive inrush currents.

### 9.3.4 Off-Board Cassette Relay

If the user wishes to control the cassette motors by a means other than the on-board relay described in Section 9.3.3, jumper options make available the open-collector drive signal DECKCONTROL- along with connections to +12 volts, +5 volts, and GROUND. Refer to page 12 of the logic diagram in Appendix A for connection details. Care should be exercised to avoid exceeding the maximum output voltage and current ratings of the 7416 which drives the DECKCONTROLsignal. Those ratings are +25 V and 40 mA respectively.

### 9.3.5 Off-Board CRU Expansion

In addition to the three on-board devices comprising the User I/O Port, Keyboard I/O Port, and Serial Communications Interface, CRU devices may be expanded off-board through the Bus Expansion Interface by installing the components listed below.

| Item | Qty | Description | Install At |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 74 LS 126 | U30 |
| 2 | 2 | 74 LS 244 | $\mathrm{U} 18, \mathrm{U} 26$ |

This CRU expansion uses the buffered outputs of address lines A2 through A12 and the A13 CRUOUT line with a 74 LS 244 installed in U 18 and U26. This is shown in sheet 1 of the schematics in Appendix A.

CRU output operations may be performed at any CRU base (bit) address from $000_{16}$ through XEFF 16 ( R 12 CRU address $000_{16}$ through FFE 16 ) by externally decoding address bus lines A2 to A12 and writing the data present on the EXPA13 CRUOUT line at that location. The user should be aware that output operations to offboard devices at $R 12$ CRU address $>000$ through $>03 E,>400$ through $>43 \mathrm{E}$, and $>800$ through $>83 \mathrm{E}$ will also cause transfers to the onboard devices at those same locations which may result in unexpected actions being taken. Figure 8-12 is a map of the CRU addressing scheme.

CRU input operations from off-board devices are controlled by the EXPCRUENA signal which defines a block of 32 bits extending from R12 CRU address $>C 00$ through >C3E. Derivation of this signal is shown on sheets 2 and 11 of the schematics.

Capability to input from off-board devices may be expanded to a block of 512 bits extending from R12 CRU address >COO through >FFE. Expansion is accomplished by performing the modification procedure below.

Modification Procedure for expanding off-board CRU input capability to 512 bits:
a. Cut the conductor trace between E51 and E52.
b. Add a jumper wire between E51 and E65.

After installation, data bus, address bus, and control signals are available at port P 4 as show on sheet 11 of the schematics in Appendix $A$.

### 9.3.6 On-Board LED Disconnection

Each TM 990/U89 is supplied with LED indicators CR1 through CR4 driven by a 7416 open-collector inverter connected to signals USERP3 through USERPO respectively, the least significant four bits of the User I/O Port. Thus, each signal USERP3 through USERPO already drives one TTL load. This is shown on sheet 7 of the schematics, Appendix A.

To avoid exceeding the output drive capability of U 10 (TMS 9901) when connecting the User I/O Port to offboard circuitry, the user may find it necessary to disconnect the one TTL load established by the LED driver. Disconnection is accomplished by performing the modifications described in Table 9-4.

TABLE 9-4. LED DISCONNECTION MODIFICATION

| To Remove Load On | Cut Trace Between |
| :---: | :---: |
| User P0 | E27, E28 |
| User P1 | E31, E32 |
| User P2 | E33, E34 |
| User P3 | E29, E30 |

### 9.4 PROCESSOR OPTIONS

### 9.4.1 Communication Interrupts

Provision is made to allow the user to connect the interrupt request signal from the TMS 9902 communications controller (COMINT-) to one of five interrupt inputs to the TMS 9901 system interrupt port (INT1- to INT5-). This connection allows the user to utilize the TMS 9902's interrupt in various applications including interrupt-driven I/O routines. Connection is made by performing the modification procedure described in Table 9-5. Interconnections are shown on sheet 7 of the schematics in Appendix A.

TABLE 9-5. COMMUNICATIONS INTERRUPT MODIFICATION

| To Connect Signals COMINT- And | Add Jumper Between E16 And |
| :---: | :---: |
| INT1- | E23 |
| INT2- | E24 |
| INT3- | E22 |
| INT4- | E19 |
| INT5- |  |

### 9.4.2 System Clock Frequency

Some users may wish to increase the system clock frequency above 2.0 MHz to increase processor throughput. This may be accomplished by removing the MP9529 processor (U19) and oscillator crystal (Y1) and installing the components listed in Table 9-6. The replacement crystal should be a series resonant fundamental-mode type with a frequency four times that of the desired new system frequency. Interconnections are shown on Sheet 2 of the schematics in Appendix A. The user should be reminded that timing for the keyboard, display, and communications routines is dependent on the system frequency and may require modification for use at the new frequency.

TABLE 9-6. LIST OF MATERIALS, SYSTEM FREQUENCY MODIFICATION

| Item | Qty | Description | Install At |
| :---: | :---: | :--- | :---: |
| 1 | 1 | TMS 9980A | U19 |
| 2 | 1 | CRYSTAL, SEE TEXT | Y1 |
| 3 | 1 | RES, 10ת, 10\%, 0.25W | R49 |

### 10.1 INTRODUCTION

This section outlines a suggested procedure for troubleshooting malfunctioning boards. It is assumed that the user has access to the following test equipment:

- Oscilloscope, preferably dual-trace, triggered sweep
- 10X oscilloscope probes
- VOM

Additional equipment which the user may find helpful includes:

- Logic probe
- Logic analyzer
- Magnifying glass

It is suggested that the user review the theory of operation of the board in Section 8 before proceeding with the troubleshooting procedures.

### 10.2 TROUBLESHOOTING PROCEDURE

### 10.2.1 Visual Checks

Probably the greatest source of board problems is shorts between signals caused by foreign objects and solder bridges between adjacent solder joints. Inspect both sides of the board carefully and remove any shorts observed. Also, brush both sides of the board with a soft dry brush, such as a drafting brush, to sweep away any loose objects which were not spotted in the visual inspection.

### 10.2.2 Static Checks

With power applied to the board, measure the three primary supply voltages and compare the measured values to the operational limits listed in Table 10-1. A convenient place to access those voltages is at the power supply bypass capacitors (C3, C4 and C5) near P2 (see Table 10-1).

If the primary supplies are within their specified limits, then check the secondary supplies, -5 V and VDD, which are derived onboard from the primary supply voltages. See note 8 on sheet 1 of the logic diagram for comments regarding the VDD supply. Operational limits for the secondary supplies are also listed in Table 10-1.

TABLE 10-1. SUPPLY VOLTAGE OPERATIONAL LIMITS

| Supply | Limits |  | Check At | Comments |
| :---: | ---: | ---: | :--- | :--- |
|  | Min | Max |  |  |
| $+5 \mathrm{~V}$ | 4.75 | 5.25 | +end, C5 |  |
|  | 11.4 | 12.6 | +end, C3 |  |
| -12 V | -11.4 | -12.6 | -end, C4 |  |
| $-5 V$ | -4.75 | -5.25 | U19 pin 21 |  |
| VDD | 8.75 | 9.95 | U19 pin 36 | See Note 8, Logic <br> Diagram, Page 1 |

### 10.2.3 Dynamic Checks

If the visual and static checks have not revealed the source of the problem, then proceed with the dynamic checks below. Figures $10-2$ through $10-10$ show various signal waveforms present on the board under normal conditions. Many waveforms show clock phase $\varnothing 3$ - at the top of the photo to provide a relative timing reference, The user should keep in mind that the waveforms shown are typical and may vary slightly from board to board due to component variations and instructions being executed at that time. Figure 10-1 provides information to be used in the interpretation of the photographs. The following procedure may be followed to help guide the user's investigation.


FIGURE 10-1. PHOTO INTERPRETATION GUIDE
a. Refer to sheet 12 of the logic diagrams. Observe the waveform of the voltage across C11 in the power-up reset circuit at application and immediately following application of power to the board. Also observe the waveform of the RESET- and POWERGOOD signals and compare with Figure $10-2$. POWERGOOD is not shown in the figure but should follow RESET- high 400 to 1400 milliseconds after power is applied.


FIGURE 10-2. $V_{\text {C11 }}$ VS. RESET-
b. Refer to sheet 2 of the logic diagram. Observe the waveforms of CKIN and clock phase $83-$ at the microprocessor and compare with Figure 10-3.

## NOTE

When making high frequency measurements such as above, the shortest possible scope probe ground lead. The increased inductance and stray capacitance associated with longer ground leads can introduce resonant stages in the equivalent circuit of the scope probe which are not negligible at the signal frequencies being observed. The effect will be observed as severe waveform ringing following signal transitions, and greatly degrades the quality of the information obtainable from the waveform.
c. Refer to sheet 2 of the logic diagrams. Observe the waveforms of MEMEN-, DBIN, IAQ, WE-, and CRUCLK at the microprocessor. Compare with Figures 10-4 through 10-8.
d. For problems associated with the audio cassette interface, refer to sheets 8 and 12 of the logic diagrams. Observe the waveforms of AUDIOIN, RDATA, WDATA, and AUDIOOUT with the recorder connected and operating in the appropriate playback or record mode.


FIGURE 10-3. CKIN VS. CLOCK PHASE $\varnothing 3-$


FIGURE 10-4. CLOCK PHASE ø3- VS. MEMEN-


FIGURE 10-5. CLOCK PHASE ø3- VS. DBIN


FIGURE 10-6. CLOCK PHASE $\varnothing 3$ - VS. IAQ


FIGURE 10-7. CLOCK PHASE $\varnothing 3$ - VS. WE-


FIGURE 10-8. CLOCK PHASE $\varnothing 3$ - VS. CRUCLK


FIGURE 10-9. AUDIOIN VS. RDATA


FIGURE 10-10. WDATA VS. AUDIO OUT


$\qquad$ $4 \quad 3$ 3 3 1






A-8





## APPENDIX B

## MEMORY DATA SHEETS

## B. 1 TMS 2516 and TMS 2532

B. 2 TMS 4732
B. 3 TMS 2708
B. 4 TMS 4045
B. 5 TMS 4014

- Organization:
- TMS 2516 . . 2K X 8
- TMS 2532 . . . 4K X 8
- Single +5 V Power Supply
- Pin Compatible with Existing ROMs and EPROMs ( $8 \mathrm{~K}, 16 \mathrm{~K}, 32 \mathrm{~K}$, and 64 K )
- JEDEC Standard Pinouts
- All Inputs/Outputs Fuily TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time . . . 450 ns
- 8-Bit Output for Use in Microprocessor-

Based Systems

- N-Channel Silicon-Gate Technology
- 3-State Output Buffers
- Low Power
- Active:

TMS 2516 . . 285 mW Typical
TMS 2532 . . . 400 mW Typical

- Standby . . . 50 mW Typical
- Guaranteed dc Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required

TMES 2516
24PIN CERAMIC
DUAL-IN-LINE PACKAGE (TOP VIEW)


|  | PIN NOMENCLATURE |
| :--- | :--- |
| A(N) | Address inputs |
| $\overline{C S}$ | Chip Select |
| PD/PGM PD/PGM | Power Down/Program |
| Q(N) | Input/Output |
| $V_{\text {CC }}$ | $+5 V$ Power Supply |
| $V_{\text {PP }}$ | $+25 V$ Power Supply |
| $V_{\text {SS }}$ | $0 V$ Ground |

## description

The TMS 2516 JL and TMS 2532 JL are 16,384 -bit and 32,768 -bit, ultraviolet light erasable, electrically programmable read-only memories. These devices are fabricated using $N$-channel silicon-gate technology for high speed and simple interface with MOS and Bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for OR•tying multiple devices on a common bus. The TMS 2516 is upward pin-compatible with the TMS 2532 and the TMS 2532 is plug-in compatible with the TMS 4732 32K ROM.

Since these EPROMs operate from a single +5 V supply (in the read mode), they are ideal for use in microprocessor systems. One other ( +25 V ) supply is needed for programming but all programming signals are TTL level, requiring a single 50 ms pulse. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits for the TMS 2516 is 100 seconds; 200 seconds for the TMS 2532.

PRELIMINARY DATA SHEET: Supplementary data will be published at : later date.

TEXAS INSTRRUMENTS
POET OFFICE EOX 5012 - DALLABS. TEXAB 73232

## operation

| DEVICEFUNCTION(PINS) |  | MODE |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Reed |  | Output <br> Disable |  | Power Down |  | Start <br> Programming |  | Inhibit Prograrnming |  | Proqram Verification |
| $\begin{aligned} & \text { TMS } \\ & 2516 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2532 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { TMS } \\ 2516 \\ \hline \end{array}$ | $\begin{aligned} & \text { TMS } \\ & 2532 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2516 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2532 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2516 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2532 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2516 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2532 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2516 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2532 \end{aligned}$ | $\begin{aligned} & \text { TMS } \\ & 2516 \end{aligned}$ |
| $\begin{gathered} \text { PD/PGM } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{PD} / \overline{\mathrm{PGM}} \\ (20) \\ \hline \end{gathered}$ | $V_{\text {IL }}$ | $V_{\text {IL }}$ | Don't Care | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\mathrm{tH}}$ | $V_{\text {IH }}$ | $\begin{aligned} & \text { Pulsed } V_{\text {IL }} \\ & \text { to } V_{I H} \end{aligned}$ | Pulsed VIH to $V_{\text {IL }}$ | VIL | $\mathrm{V}_{1 \mathrm{H}}$ | $V_{\text {IL }}$ |
| $\begin{aligned} & \hline \overline{\vec{r}} \overline{3} \\ & (20) \end{aligned}$ | Use PD/ $\overline{\mathrm{PGM}}$ as chip select | $V_{\text {IL }}$ | N/A | $\mathrm{V}_{\text {IH }}$ | N/A | $\begin{aligned} & \text { Don't } \\ & \text { Care } \end{aligned}$ | N/A | $\mathrm{V}_{1 \mathrm{H}}$ | N/A | $\mathrm{V}_{\mathrm{IH}}$ | N/A | ViL |
| $\begin{aligned} & V_{p p} \\ & (211 \end{aligned}$ | $\begin{aligned} & \hline V_{P P} \\ & (21) \end{aligned}$ | +5 | +5 | +5 | +5 | +5 | +5 | +25 | +25 | +25 | +25 | $\begin{gathered} +25 \\ \{o r+5\} \end{gathered}$ |
| $\begin{aligned} & V_{C C} \\ & (24) \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{C C} \\ & (24) \\ & \hline \end{aligned}$ | +5 | +5 | +5 | 15 | +5 | +5 | $+5$ | $+5$ | +5 | +5 | +5 |
| $\begin{aligned} & \hline Q \\ & 19 \text { to } 11 \\ & 13 \text { to } 17) \end{aligned}$ | $\begin{aligned} & Q \\ & 19 \text { to } 11 . \\ & 13 \text { to } 17 \text { ) } \end{aligned}$ | 0 | 0 | Hi-Z | H1.2 | HIS | HI.Z | D | D | HI-Z | HI-Z | 0 |

read/output disable

When the outputs of two or more TMS 2516's ind/or TMS 2532's are commoned on the same bus, the output of any narticular device in the circuit can be read with no interference from the competing outputs of the other devices. If the device whose output is to be read is a TMS 2516, it shouid have a low-level TTL signal applied to the $\overline{\mathrm{CS}}$ and PD/PGM pins. If it is a TMS 2532, the low level signal is applied to the PD/ $\overline{\mathrm{PGM}}$ pin. All other devices in the circuit should have their outputs disabled by applying a high fevel signal to these same pins. (PD/PGM on the TMS 2516, can be left low, but it may be advantageous to powor down the device during output disable.) Output data is accessed at pins Q1 to Q8. Data can be accessed in $450 \mathrm{~ns}: \mathrm{t}_{\mathrm{a}}(\mathrm{A})$. (On the TMS 2516 access time from $\overline{\mathrm{CS}}$ is $150 \mathrm{~ns}=\mathrm{t}_{\mathrm{a}}(\overline{\mathrm{CS}})$ once the addresses are stable.)
power down

Active power dissipation can be cut by $80 \%$ by applying a high TTL signal to the PD/PGM (PD/PGM for the TMS 2532) pin. In this mode all outputs are in a high-impedance state

## erasure

Before programming, the TMS 2516 or TMS 25.32 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (= UV intensity $X$ exposure timel is fifteen watt-seconds per square centimeter, A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in about 21 minutes. The lamp should be focated about 2.5 centimeters above the chip during erasure. After erasure, all bits are in thi: "I" state

## start programming

After erasure (all bits in logic " 1 " state), logic " 0 ' $s$ " are programmed into the desired locations. A " 0 "' can be erased only by ultraviolet light. The programming mode is achieved when $V_{P P}$ is 25 V and $\overline{\mathrm{CS}}$ (for TMS 2516 only) is at $V_{I N}$. Data is presented in parallel ( 8 bits) on pins 01 to 08 . Once addresses and data are stable, a 50 millisecond high TTL. pulse (low for the TMS 2532) should be applied to the PGM pin at each address location to be programmed. Maximum pulse width is 55 milliseconds, Locations can be programmed in any order. More than one TMS 2516 or TMS 2532 can be programmed when the devices are connected in parallel.

TEXAS JNSTRUMENTS incorporated<br>POST OFFICE BOX 5012 . DALLAS. TEXAS 75222

inhibit programming

When two or more devices (either TMS 2516 or TMS 2532, or a combination of both) are connected in paraliel, data can be programmed into all devices or only chosen devices. TMS 2516's not intended to be programmed (i.e., inhibited) should have a low level applied to the PD/PGM pin and a high-level applied to the $\overline{\mathrm{CS}}$ pin. TMS 2532's not intended to be programmed should have a high level applied to PD/PGM.

## program verification

A verify is done to see if the device was programmed correctly. A verify can be done at any time. It can be done on each location immediately after that location ia programmed. To do a verify on the TMS 2516 Vpp may be kept at +25 V . (Verify on the TMS 2532 is the read operation.)

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

| Supply voltage, VCC (see Note 1) | -0.3 to 6 V |
| :---: | :---: |
| Supply voltage, Vpp (see Note 1) | -0.3 to 28 V |
| All input voltages (see Note 1) | -0.3 to 6 V |
| Output voltage (operating with respect to $\mathrm{V}_{\mathbf{S S}}$ ) | -0.3 to 6 V |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

NOTE 1: Under absolute maximum ratinge, voltage values are with respect to the most-negative supply voltage, $V_{\text {SS }}$ (substrate).
"Stresses beyond those ibsted under "Absolute Maximum Ratinga" may cause permanent damage to the device. This is astress rating only and functlonal operation of the device at these or any other conditions bayond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolutemaximum-rated conditions for axtended periods may affact device reliability.
functional block diagram


## TEXAS Instruments <br> INCORPORATED <br> POST OFFICE EOK 5012 - DALLAE. TEXAE TB2a3

recommended operating conditions

| PARAMETER | TMS 2516 |  |  | TMS 2532 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ (see Note 2 ) | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| Supply voltage, VPp (see Note 3) | $\mathrm{V}_{\text {CC }} \cdot 0.6$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{CCC}^{+0.6}$ | $\mathrm{V}_{\mathrm{cc}} 0.6$ | $V_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.6}$ | $\checkmark$ |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 0 |  |  | 0 |  |  | $\checkmark$ |
| High-level input voltage, $\mathrm{V}_{1} \mathrm{H}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | 2.2 |  | $\mathrm{v}_{\mathrm{CC}}+1$ | $\checkmark$ |
| Low-level input voitage, $V_{\text {IL }}$ | -0.1 |  | 0.8 | -0.1 |  | 0.65 | $\checkmark$ |
| Read cycle time, $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | 450 |  |  | 450 |  |  | $n 5$ |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not he inserted into or removed from the board when Vpp is applied so that the device is not danaged
3. VPp can be connected to $V_{C C}$ directly (except in the program mode) VCC supply current in this case would be icc ipp. Tol erance of $\pm .6$ volts enables the $V_{p p}$ pin to be switched from $V_{C C}(r e a d)$ to 25 volts (programming) using a drive circuit. Diring programming. VPP must be maintained at $25 \mathrm{~V}( \pm 1 \mathrm{~V})$
electrical characteristics over full ranges of recommended operating conditions

| PARAMETER |  |  | TEST CONDITIONS | TMS 2516 |  | TMS 2532 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP ${ }^{\text {t }}$ | MAX | Min TYPt | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 |  | 2.4 |  | $V$ |
| $\mathrm{VOL}^{\text {O }}$ | Low-level output voltage |  | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  | 0.45 |  | 0.45 | $V$ |
| 1 | Input current (leakage) |  | $V_{1}=5.25 \mathrm{~V}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  | Output current (leakage) |  | $\mathrm{V}_{0}-5.25 \mathrm{~V}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| lPP1 | VPp supply current | TMS 2516 | $V P P=5.85 V . \quad P D P G M \quad V_{1 L}$ | 6 |  | 12 |  | mA |
|  |  | TMS 2532 | $V_{P P}=5.85 \mathrm{~V}, \quad P D . \overline{P G M}=V_{1 L}$ |  |  |  |  |  |
| 1 PP2 | VPP supply current (during program pulse) | TMS 2516 | PD.PGM : V/H | 30 |  | 30 |  | mA |
|  |  | TMS 2532 | $P D / \overline{P G M}=V_{I L}$ |  |  |  |  |  |
| ${ }^{1} \mathrm{CC} 1$ | $\vee_{\text {CC }}$ supply current (standby) | TMS 2516 | PD/PGM - VIH | 10 | 25 | 10 | 25 | mA |
|  |  | TMS 2532 | PD/PGV - VIH |  |  |  |  |  |
| ${ }^{1} \mathrm{CC} 2$ | $V_{C C}$ supply current (active) | TMS 2516 | $\overline{\mathrm{CS}}-\mathrm{PD} P \mathrm{PGM}=V_{1 L}$ | 57 | 100 | 80 | 160 | mA |
|  |  | TMS 2532 | $P D / \overline{P G M}=V_{I L}$ |  |  |  |  |  |

${ }^{\dagger}$ Typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
capacitance over recommended supply voltage and operating free-air temperature range $\mathbf{f}=\mathbf{1} \mathbf{~ M H z}$

| PARAMETER | TEST CONDITIONS | TYP $\dagger$ MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $C_{i}$ Input capacitance | $V_{1}=0 \mathrm{~V}, f=1 \mathrm{MHz}$ | 4 |  |
| $\mathrm{C}_{0}$ Output capacitance | $V_{O}=0 \mathrm{~V} .1=1 \mathrm{MHz}$ | pF |  |

${ }^{\dagger}$ All rypical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage

Texas Instruments<br>INCORPORATED<br>post office box 5012 . DALLAS. TEXAS 75222

switching characteristics over full ranges of recommended operating conditions, (unless otherwise noted)

| PARAMETER | TEST CONDITIONS (SEE NOTES 4 AND 5) | MIN TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{A})$ Access time from address | $C_{L}=100 \mathrm{pF} .$ <br> 1 Series 74 TTL load, $\begin{aligned} & \mathrm{t}_{\mathrm{r}} \leqslant 20 \mathrm{~ns}, \\ & \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns} \end{aligned}$ | 280 | 450 | ns |
| $\mathrm{t}_{\mathrm{a}}(\overline{C S})$ Access time from chip select (TMS 2516 only) |  |  | 120 | ns |
| $\mathrm{ta}_{\mathrm{a}(\mathrm{PR})}$ Access time from PD/PGM (PD PGM for TMS 2532) |  | 280 | 450 | ns |
| tPVX Output not valid from address change |  | 0 |  | ns |
| tPXZ Output disable time from chip deselect during read oniy |  | 0 | 100 | ns |
| tPXZ Output disable time from chip deselect during program and program verify |  |  | 120 | ns |
| tPXZ Output disable time from PD/PGM (PD/P̈GM for TMS 2532 ) during standby |  | 0 | 100 | ns |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages
recommended timing requirements for programming $T_{A}=25^{\circ} \mathrm{C}$ (see Note 4)

| PARAMETER |  | MIN | TYP ${ }^{+}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{PR})$ | Pulse width, program pulse | 45 | 50 | 55 | ms |
| $t_{\text {r }}$ (PR) | Rise time, program pulse | 5 |  |  | ns |
| ${ }^{1}$ (PR) | Fall time, program pulse | 5 |  |  | ns |
| ${ }^{1}$ su(A) | Address setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{54}(\overline{C S})$ | Chip-select setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {su }}(\mathrm{D})$ | Data setup time | 2 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {tsu }}$ (VPP) | Setup time from VPP | 0 |  |  | ns |
| th(A) | Address hold time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {h }}(\overline{C S})$ | Chip select thold time (TMS 2516 only) | 2 |  |  | $\mu \mathrm{s}$ |
| th(D) | Data hold time | 2 |  |  | $\mu 5$ |
| $t_{\text {h ( }}$ PR) | Program pulse hold time (TMS 2532 onlv) | 0 |  |  | ns |
| th( $V_{P P}$ ) | VPP hold time (TMS 2532 only) | 0 |  |  | ns |

TVpical values are at nominal voltages.
NOTES: 4. For all switching characteristics and timing measurements, input puise fevels are 0.65 V to 2.2 V and $\mathrm{VPP}=25 \mathrm{~V} \pm 1 \mathrm{~V}$ during programming.
 TMS 2516 and $P D / \overline{P G M}=V_{I L}$ for the TMS 2532.

Texas Instruments<br>NCORPORAIED

## TMS 2516 JL AND TMS 2532 JL 16K AND 32K EPROMs

read cycle timing


NOTE: There is no chip select pin on the TMS 2532.
The chip-select function is incorporated in the power-down mode.
standby mode


NOTE: $\overline{C S}$ (TMS 2516 ) must be in low state during Active Mode, "Don't Care" otherwise.
${ }^{\dagger}{ }^{t_{a}(P R)}$ referenced to PD/PGM (PD/PGM for TMS 2532) or the address, whichever occurs last.

# TEXAS INSTRRUMENTS <br> POST OFFICE \#OX $\$ 012$. DALLAS. TEXAS 75222 

program cycle timing


NOTE: There is no chip select pin on the TMS 2532. Chip select is incorporated in the power down mode. CS (TMS 2516) is in "don't care" state.
*HI-Z for the TMS 2532.

Texas Instruments
POST OFFICE BOX $5 O 12$ - DALLAS. TEXAS 75222

## TMS 2516 JL AND TMS 2532 JL 16K AND 32K EPROMs

typical device characteristics (read mode)


FMS 2516 and TMS 2532 ACCESS TIME
vs.
TEMPERATURE


- $4096 \times 8$ Organization
- All Inputs and Outputs TTL-Compatible
- Fully Static (No Clocks, No Refresh)
- Single 5-V Power Supply
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- Typical Power Dissipation . . . 580 mW
- 3-State Outputs for OR-Ties
- Pin-Compatible with TMS 4700, TMS 2708 and Intel 8316B
- Two Output Enable Controls for Chip Select Flexibility
- N-Channel Silicon-Gate Technology



## description

The TMS 4732 is a 32,768 -bit read only memory organized as 4096 words of 8 -bit length. This makes the TMS 4732 ideal for microprocessor based systems. The device is fabricated using N -channel silicon-gate technology for high speed and simple interface with bipolar circuits.

All inputs can be driven directly by Series 74 TTL circuits without the use of any external pull-up resistor. Each output can drive one Series 74 or 74 S load without external resistors. The data outputs are three-state for OR tieing multiple devices on a common bus. Two chip select controls allow data to be read. These controls are programmable, providing additional system decode flexibility. The data is always available; it is not dependent on external CE clocking.

The TMS 4732 is designed for high-density fixed-memory applications such as logic function generation and microprogramming. Systems utilizing the TMS $47001024 \times 8$-bit ROM or the TMS $27081024 \times 8$-bit EPROM can expand to the $4096 \times 8$-bit TMS 4732 with changes only to pins 18,19 , and 21 . To upgrade from the $8316 B$, simply replace CS2 with A11 on pin 18.

This ROM is supplied in 24-pin dual-in-line plastic (NL suffix) or ceramic (JL suffix) packages designed for insertion in mounting-hold rows on 600 mil centers. The device is designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

address (A0-A11)

The address valid interval determines the device cycle time. The 12 -bit positive-logic address is decoded on-chip to select one of 4096 words of 8 -bit length in the memory array. A0 is the least-significant bit and $A 11$ the most-significant bit of the word address.
chip select (CS1 and CS2)

Each chip select control can be programmed during mask fabrication to be active with either a high or a low level input. When both chip select signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either chip select is not active; all eight outputs are in a high-impensace state.

PRELIMINARY DATA SHEET: Supplementary date will be published at a later date.

TEXAS INSTRUMENTS

data out ( $\mathrm{O} 1-\mathrm{Q}$ )

The gight outputs must be enabled by both chip select controls before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high impedance state. $\mathbf{Q 1}$ is considered the least-significant bit, $\mathbf{Q 8}$ the most-significant bit.

The outputs will drive TTL circuits without external components.
functional block diagram


absolute maximum ratings

> Supply voltage to ground potential (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 7 V
> Applied output voltage (see Note 1 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 7 V
> Applied input voltage (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 7 V
> Power dissppation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W
> Arnbient operating temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C} 10150^{\circ} \mathrm{C}$
> Siorage temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - $55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Note 1: Voltage values are with respect to $V_{S S}$
recommended operating conditions

| PARAMETER | MiN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, VCC | 4.75 | 5 | 5.25 | $\checkmark$ |
| High-ievel input voltage, $V_{1 H}$ | 2 | 2.4 | $\mathrm{V}_{\text {cc }}$ | V |
| Low-level input voltage, $V_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | 0.5 | 0.65 | V |
| Read cycle tume. telral | 450 |  |  | ns |
| Operating tree-arr temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

TEXAS INSTRUMENTS
electrical characteristics, $T A=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}+5 \%$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VOH High-level output voltage | $\mathrm{Vcc}=4.75 \mathrm{~V}$. | $1 \mathrm{OH}-200 \mu \mathrm{~A}$ | $24 \quad{ }^{1} \mathrm{Cc}$ | $V$ |
| $\mathrm{VOL}_{\text {O }}$ Low-level oulbut voltage | $\mathrm{V}_{\text {CC }}=4.75 \mathrm{~V}$. | $1 \mathrm{OL}=2 \mathrm{~mA}$ | 0.4 | $v$ |
| $t_{1}$ input current | $\mathrm{VCC}^{\text {- }}=5.25 \mathrm{~V}$. | $O V \leqslant V_{1 N} \leqslant 5.25 \mathrm{~V}$ | 10 | $\mu \mathrm{A}$ |
| TOZ Ou'put leakage current | $\mathrm{VO}_{0}-0.4 \mathrm{~V}^{\text {to }} \mathrm{V}$ cc. | Outputs disabled | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC Supdiy current from VCC | $V_{\text {cc }}=5.25 \mathrm{~V}$. | $V_{1}=V_{\text {cC }}$ output not loaded | 150 | $m A$ |
| $\mathrm{C}_{i} \quad$ Input capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$. | 7 | pF |
| Co Output capacitence | $\begin{aligned} & V_{0}=0 V_{1} \\ & i=1 \mathrm{MHz} \end{aligned}$ | $T_{A}=25^{\circ} \mathrm{C}$ | 10 | pF |

switching characteristics, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}+5 \%, 1$ series 74 TTL load, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| PARAMETER | MIN MAX | UNIT |
| :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{a} \text { (ad) }}$ Access time from address | 450 | ns |
| Ta(CS) Access time from chip select | 200 | ns |
| tPVX Previous output data valid after address change | 450 | ns |
| tpxZ Output disabie time fromehip select | 200 | ns |

read cycle timing


TEXASINSTRUMENTS

## PROGRAMMING DATA

PROGRAMMING REQUIREMENTS: The TMS 4732 JL , NL is a fixed program memory in which the programming is performed by Tl at the factory during manufacturing cycle to the specific customer inputs supplied in the format below. The device is organized as 40968 -bit words with address locations numbered 0 to 4095 . The 8 -bit words can be coded as a 2 -digit hexadecimal number between 00 and FF. All data words and addresses in the following format are coded in hexadecimal numbers. In coding, all binary words must be in positive logic before conversion to hexadecimal. 01 is considered the least significant bit and O 8 the most significant bit. For addresses, A 0 is least significant bit and A 11 is the most significant bit.

Every card should include the TI Custom Device Number in the form ZAXXXX ( 4 digit number to be assigned by TI) in columns 75 through 80 .

PROGRAMMABLE CHIP SELECTS: The chip select inputs shall be programmed according to the data punched in columns 73 and 74. Every card should include in coiumn 73 a 1 if the output is to be enabled with a high level at CS2 or a 0 (zero) to enable the output with a low level at CS2. The column 74 entry is the same for programming CS1.

PROGRAMMED DATA FORMAT: The format for the cards to be supplied to TI to specify the data to be programmed is provided below. The card deck for each device consists of 128 cards with each card containing data for 32 memory locations.

| CARD COLUMN | HEXADECIMAL FORMAT |
| :---: | :---: |
| 1 to 3 | Hexadecimal address of first word on the card |
| 4 | Blank |
| 5 to 68 | Data. Each 8-bit memory byte is represented by two ASCII characters to represent a hexadecimal value of ' 00 ' to ' $F F^{\prime}$ ', |
| 69, 70 | Checksum. The checksum is the negative of the sum of all 8 -bit bytes in the record from columns 1 to 68, evaluate modulo 256 (carry from high order bit ignored). (For purposes of calculating the checksum, the value of Column 4 is defined to be zerol. Adding together, modulo 256, all 8 -bit bytes from Column 1 to 68 (Coiumn $4=0$ ), then adding the checksum, results in zero. |
| 71,72 | Blank |
| 73 | One (1) or zero (0) for CS2 |
| 74 | One (1) or zero (0) for CS1 |
| 75, 76 | 2A |
| 77 亿0 80 | $X \times \times \times$ (4 digit number assigned by $T 1)$ |

printio ild usa
It comof assume any responsiblisy fan ony atturts shamen
of tepostient inat they are free fiom potent intiongement

- 2708 JL and $27 \mathrm{~L} 08 \mathrm{JL}-1024 \times 8$ Organization
- 2716 JL $2048 \times 8$ Organization
- All Inputs and Outpurs Fully TTL-Compatible
- Static Operation (No Clocks, No Refresh)
- Maximum Access Time . . 450 ns
- Minimum Cycle Time . . . 450 ns
- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in Microprocessor-Based Systems
- Low Power

TMS 27L08 . . . 245 mW (Typical) TMS $2716 . .315 \mathrm{~mW}$ (Typical)

- 10\% Power Supply Tolerance (TMS 27L08 Only)
- Plug-Compatible Pin-Outs Allowing Interchangeability/Upgrade to 16 K With Minimum Board Change



## description

The TMS 2708 JL , TMS 27 L 08 JL , and TMS 2716 JL are ultra-violet light-erasable, electrically programmable read only memories. The TMS 2708 JL and TMS 27 LO8 JL have 8,192 bits organized as 1024 words of 8 -bit length. The TMS 2716 JL has 16,384 bits organized as 2048 words of 8 -bit length. The devices are fabricated using N-channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits withcut the use of external pull-up resistors and each output can drive one Series 74 TTL circuit without external resistors. The TMS 27 L 08 guarantees 200 mV dc noise immunity in the high state and 250 mV in the low state. It will also directly drive one Series $74,74 \mathrm{~S}$, or 74 LS TTL circuit. TMS 2716 also guarantees 250 mV de noise immunity in the low state. The data outputs for all three circuits are three state for OR-tying multiple devices on a common bus. The TMS 2716 is plug-in compatible with the TMS 2708 and the TMS 27LO8. Pin compatible mask programmed ROMs are availaible for large volume requirements.

These EPROMs are designed for high-density fixed-memory apolications where fast turn arounds and/or program changes are required. They are supplied in a 24 -pin dual-in-line ceramic (JL suffix) packages designed for insertion in mounting-hole rows on $600 \cdot \mathrm{mil}$ centers. They are designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation (read mode)

address (AO-A9/A10)
The address-valid interval determines the device cycle time. The $\mathbf{1 0}$-bit (11 bit TMS 2716) positive-fogic address is decoded on-chip to select one of 1024 words ( 2048 words TMS 27161 of 8 -bit length in the memory array. AO is the least-significant bit and A9 (A10 TMS 2716) mest-significant bit of the word address.
chip select, program enable [CS (PE)] and chip select, program [CS (Program)]
When the chip select is low, all eight outputs are enabled and the eight-bit addressed word can be read. When the chip select is high, all eight outputs are in in inigh-impedance state.

PRELIMINARY DATA SHEET: Supplementary data will be published at a later date.


TMS 2708, TMS 27L08
When the chip select program enable is brought to VOD. the outputs become inputs and the EPROM is ready for programming.
TMS 2716
In the program mode. the chip select feature does not function as pin 18 inputs only the program pulse. The program mode is seiected by the VCC(PE) pin. Either 0 V or +12 V on this pin will cause the TMS 2716 to assume program cycle.
data out (01.08)
The chip must be selected before the eight-bit output word can be read. Data will remain valid until the address is changed or the chip is deselected. When deselected, the three-state outputs are in a high-impedance state. The outputs will drive TTL circuits without external components.

TMS 2708, TMS 27L08
The proyram pin must be held below VCC in the read mode.

## operation (program mode)

## erase

Before programming, the TMS 2708, TMS 27L08 and TMS 2716 are erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended exposure is ten watt-seconds per square centimeter. This can be obtained by, for instance, 20 to 30 minutes exposure of a filterless Model $\$ 52$ short wave UV lamp about 2.5 centimeters above the EPROM. After erasure all bits are in the high state.

## programming

Programming consists of successively depositing a small amount of charge to a selected memory cell that is to be changed from the erased high state to the low state. A low can be changed to a high only by erasure. Programming is normally accomplished on a PROM or EPROM Programmer, an example of which is TI's Universal PROM Programming Module in conjunction with the 990 prototyping system. Programming must be done at room temperature ( $25^{\circ} \mathrm{C}$ ) onty.
to start programming (see program cycle timing diagram on page 148)
First bring the $\overline{\mathrm{CS}}(\mathrm{PE})$ pin (for the TMS 2708, TMS 27LO8) to +12 V or the VCC(PE) (for the TMS 2716) to $\mathbf{1 2} \mathbf{1 2} \mathrm{V}$ or 0 V to disable the outputs and convert them to inputs. This pin is heid high for the duration of the programming sequence. The first word to be programmed is addressed (it is customary to begin with the " 0 " address) and the data to be stored is placed on the Q1.08 program inputs. Then a $+26 . V$ program pulse is applied to the program pin. After 0.1 to 1.0 miliseconds the program pin is brought back to 0 V . After at least one microsecond the word address is sequentially changed to the next location, the new data is set up and the program pulse is applied.

Programming continues in this manner until all words have been programmed. This constitutes one of N program loops. The entire sequence is then repeated $N$ times with $N \times t_{w}(P R) \geqslant 100 \mathrm{~ms}$. Thus, if $t_{w}(P R)=1 \mathrm{~ms}$; then $N=100$, the minimum number of program loops required to pragram the EPROM.

## to stop programming

After cycling through the N program loops, the last program pulse is brought to 0 V , then for the TMS 2708 and TMS 27L08, Program Enable [CS(PE)] is brought to VIL [for the TMS 2716 Program Enable [VCC(PE)] is brought back to $\pm 5$ volts) which takes the device qut of the program mode. The data supplied by the programmer must be removed before the address is changed since the program inputs are now data outputs and a change of address could cause a voltage conflict on the output buffer, Q1-08 outputs are invalid up to 10 microseconds after the program enable pin is brought from $V_{I H}(P E)$ to $V_{I L}$ [VIL(PE) on TMS 2716] .


Texas Instruments
post office gox sol2 oallas texas 15222
capacitance over recommended supply voltage range and operating free-air temperature range, $f=1 \mathrm{MHz}$

|  | PARAME TER | TYP $\dagger$ MAX | UNIT |
| :--- | :---: | :---: | :---: |
| $C_{i}$ | Input capacitance fexcept $\overline{\text { CS }}$ (Program) for the TMS 2716! | 4 | 6 |
| $\mathrm{C}_{\mathrm{i}(\mathrm{CS})}$ | $\overline{\text { CS }}$ (Program) input capacitance for TMS 2716 ony | pF |  |
| $\mathrm{C}_{0}$ | Output capacitance | 20 | 30 |

-All typical velues are at ${ }^{-T} A=25^{\circ} \mathrm{C}$ and nominal voltages
switching characteristics over recommended supply voltage range and operating free-air temperature range

|  | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| talad) | Access time from sddress | $\begin{gathered} C_{L}=100 \mathrm{DF} \\ 1 \text { Series } 74 \mathrm{TTL} \text { Load } \\ \mathrm{t}_{\mathrm{f}(\mathrm{CS})}, \mathrm{t}_{\mathrm{f}(\mathrm{ad})}=20 \mathrm{~ns} \end{gathered}$ |  | 450 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{CS}$ ) | Access time from CS |  |  | 120 | ns |
| tPVX | Output invalid from address change |  | 0 |  | ns |
| ${ }_{\text {tPXZ }}$ | Output disable time |  | 0 | 120 | ns |
| teird) | Read Cycle time |  | 450 |  | ns |

$\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ program characteristics over recommended supply voltage range

|  | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {w }}(\mathrm{PR})$ | Pulse width, program pulse | 0.1 | 1 | ms |
| ${ }_{\text {t }}$ T | Transition times (except pregram pulse) |  | 20 | ns |
| TT(PR) | Transition times, program pulse | 50 | 2000 | ns |
| ${ }_{\text {t }}^{\text {sulad }}$ ( ${ }_{\text {d }}$ | Address setup time | 10 |  | $\mu \mathrm{s}$ |
| $t_{\text {suldal }}$ | Data setup time | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su }}(\mathrm{PE}$ ) | Program enable setup time | 10 |  | $\mu s$ |
| $t_{\text {h }}$ (ad) | Address hold time | 1000 |  | ns |
| thlad, da R) | Address hold time after program input data stopped | 0 |  | ns |
| Inida) | Data hold time | 1000 |  | ns |
| In(PE) | Program enable hold time | 500 |  | ns |
| ${ }^{\circ} \mathrm{CL}, \mathrm{adX}$ | Delay time. CS(Program) low to address change | 0 |  | ns |

TEXASINSTRUMENTS<br>INCORPORATED<br>post offict mox so:2 - pallas. TEXAEI 39222

recommended operating conditions

| PARAMETER | TMS 2708, TMS 2716 |  |  | TMS 27t.98 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MiN | NOM | MAX |  |
| Supply voltage, $\mathrm{V}_{\text {BB }}$ | -4.75 | $-5$ | -5.25 | -4.5 | -5 | -5.5 | V |
| Supply voltage. $V_{C C}$ | 4.75 | 5 | 5.25 | 4.5 | 5 | 5.5 | $V$ |
| Supply voltage, VOD | 11.4 | 12 | 12.6 | 10.8 | 12 | 13.2 | $\checkmark$ |
| Supply voltape, V ${ }_{\text {SS }}$ | 0 |  |  | 0 |  |  | V |
| High-level input voltage, $\mathrm{V}_{1 H}$ (except program and program enable) | 2.4 |  | $\mathrm{VCC}^{+1}$ | 2.2 |  | $\mathrm{VCC}^{+1}$ | V |
| High-level prog' am enable input voltage, $\mathrm{V}_{1 H(P E)}$ | 11.4 | 12 | 12.6 | 10.8 | 12 | 13.2 | V |
| High-level program input voltage, $\mathrm{V}_{1 H}(\mathrm{PR})$ | 25 | 26 | 27 | 25 | 26 | 27 | V |
| Low-level input voltage, $V_{\text {IL }}$ (except program) | $\mathrm{V}_{\text {SS }}$ |  | 0.65 | $\mathrm{V}_{\text {SS }}$ |  | 0.65 | V |
| Low-level program input voltage. $V_{I L(P R)}$ <br> Note: $V_{1 L(P R)}$ max $\leqslant V_{1 H(P R)}-25 \mathrm{~V}$ | $V_{\text {SS }}$ |  | 1 | $\mathrm{v}_{\text {SS }}$ |  | 1 | $\checkmark$ |
| High-ievel program pulse input current (sink). $I_{t H(P R)}$ |  |  | 40 |  |  | 40 | mA |
| Low-level program pulse input current (source), I/L(PR) |  |  | 3 |  |  | 3 | mA |
| Operating free air temperature, ${ }^{\text {T }}$ A | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)


[^5]absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*


NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltoge. VBB fubstratel, unlent otherwite noted. Throughout the remeincer of this date sheet. voltage values era with respect to $V_{S S}$
"Stresses bevond those listed under "Absolute Maximum Ratings" mav cause permanant ctamage to the device. This is astress rating only and functionsl operation of the device et these of any other conditions beyond those indiceted in the "Recommended Operating Condition" section of this specification is not implied. Fxposure to absolute maximum-rated conditions for ex rended periods mav affect device reliability


NOTE: Number in parontheses refar to TMS 2716

TEXASTNSTRUMENTS<br>INCOHPOHATED<br>

read cycle timing


- $\overline{\mathrm{CS}}$ (Program) TMS 2716
program cycle timing

* CS (PE) is ar +12 V for the TMS 2708 and $27 L 08$ and $V_{C C}(P E)$ is at $0 V$ or $+12 V$ tor the TMS 2716 through $N$ program loows where $\mathrm{N} \geqslant 100 \mathrm{~ms} / \mathrm{tw}$ (PR).

NOTE: Q1-Q8 outputs ere invalid up to $10 \mu s e c$ sfter programming (CS(PE) (VCC(PE) for TMS 2716) goes lowl
NOTE: ltems in parentheses refer to TMS 2716.

## APPLICATIONS INFORMATION

## Ease of Conversion From TMS 2708 To TMS 2716

A. The TMS 2716 and TMS 2708 have compatible timing, voltage and current parameters in both modes.
B. The TMS 2716 requires less power than the TMS 2708.
C. The pinouts are compatible. (See beiow.)

TMS 2708


TMS 2716


As can be seen from the above diagrams, only three pins* are modified in going from TMS 2708 to TMS 2716:

1. The additional address pin required for the 16 K EPROM is located on pin 20 which displaces the $\overline{\mathrm{CS}} / \mathrm{PE}$ functions on the TMS 2708.
2. Since $V_{C C}$ is not required during programming, the PE function shares pin 24 with VCC on the TMS 2716.
3. The $\overline{\mathrm{CS}}$ function and program function are mutually exclusive during normal read mode (and are self-actuated complementary during the program/verify mode) and share pin 18 on the TMS 2716.

The diagrams below show how these three pins are actually utilized in the read mode and in the program mode. Only pins 18,20 , and 24 need to be shown, as all other pin connections are identical.

Texas Instruments
POST OFFICE EOX solz - OALLAB. TEKAS 75222

## Read Mode



Program (Write) Mode


TMS 2716 - Easy Programmability On Existing 2708 Programmers

$$
\text { Existing EPROM Programmers - Upgrading To The TMS } 2716
$$

Most of the EPROM manufacturers have implemented field upgrade modifications to allow TMS 2716 programming on current EPROM programmers. This is greatly simplified because the TMS 2716 and the TMS 2708 are programmed in an identical manner. A slight modification to the socket card, an additional $1 \mathrm{~K} \times 8$ of RAM, and an extra address signal (A10) are all that is required. All timing and voltage parameters are identical, so the upgrade is easily accomplished. Programmer manufacturers contacted to date on the TMS 2716 include: Data I/O, PRO LOG, Texas Instruments, Technico, CramerKit, Shepardson Micro Systems, Cromenco, MicroPro, Ramtek, Oliver Audio, Inc., etc. Ultraviolet Erasure lights and fixtures are available from Ultraviolet Products, Turner Designs, and others.

NOTE: Information on EPROM programmers and eresurers ere provided oniv for user conventence and do not indicate any preterence by TI.

Texas Instruments INCORPORATED

POST OFFICE BOX 225012 - DALLAS, TEXAS 75265

- $1024 \times 4$ Organization
- Single +5 V Supply ( $\pm \mathbf{1 0 \%}$ Tolerance)
- High Density $\mathbf{3 0 0}-\mathrm{mil}(\mathbf{7 . 6 2} \mathbf{~ m m}) \mathbf{1 8}$ - and 20-Pin Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 4 Performance Ranges:

| nce Ranges | ACCESS READ OR WRITE |  |
| :---: | :---: | :---: |
|  | TIME (MAX) | CYCLE (MIN) |
| TMS 4045/L45-45, TMS 4047/L47-45 | 450 ns | 450 ns |
| TMS 4045/L45-25, TMS 4047/L47-25 | 250 ns | 250 ns |
| TMS 4045/L45-20, TMS 4047/L47-20 | 200 ns | 200 ns |
| TMS 4045-15, TMS 4047-15 | 150 ns | 150 ns |

- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads - No Pull-Up Resistors
Required
- Common I/O
- 3-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 2 Series 74, 1 Series 74S, or 8 Series 74LS TTL Loads
- Low Power Dissipation

| MAX | MAX |
| :---: | :---: |
| (OPERATWV) | (STANDAY) |
| 550 mW | 170 mW |
| 330 mW | 110 mW |
| 550 mW | 13 mW |
| 330 mW | 13 mW |

description
This series of static random-access memories is organized as 1024 words of 4 bits each. Static design results in reducing overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series 74, 74S or 74LS TTL. No pull-up resistors are required. This $4 K$ Static RAM series is manufactured using TI's reliable N channel silicon-gate technology to optimize the cost/performance relationship. All versions are characterized to retain data at $\mathrm{V}_{\mathrm{CC}}=$ 2.4 V to reduce power dissipation.

## Texas Instruments <br> INCORPORATED

# TMS 4045 JL, JDL, NL; TMS $40 L 45$ JL, JDL, NL; <br> TMS 4047 JL, JDL, NL; TMS $40 L 47$ JL, JDL, NL 1024-WORD BY 4-BIT STATIC RAMs 

Furthermore, for applications such as battery back-up, the TMS 4047 and TMS 40 L47 have separate VCC pins for the array and periphery, and data will be retained if power to the array alone is maintained.
The TMS 4045/40L45 series and the TMS 4047/40L47 series are offered respectively in 18-pin and 20-pin dual-in-line cerdip (JL suffix), sidebraze (JDL suffix), and plastic (NL suffix) packages designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62 \mathrm{~mm})$ centers. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

addresses (A0-A11)
The ten address inputs select one of the 1024 4-bit words in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.
output enable $\overline{(O E)}$
The output enable terminal, which can be driven directly from standard TTL circuits, affects only the data-in/data-out terminals. When output enable is at a logic high level, the DQ terminals are disabled to the high-impedance state. Output enable provides greater output control flexibility, simplifying data bus design.

## chip select ( $\overline{\mathbf{S}}$ )

The chip-select terminal, which can be driven directly from standard TTL circuits, affects the data-in and data-out terminals. When chip select is at a logic low level, both terminals are enabled. When chip select is high, data-in is inhibited and data-out is in the floating or high-impedance state.

## write enable ( $\bar{W}$ )

The read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low selects the write mode. $\bar{W}$ or $\bar{S}$ must be high when changing addresses to prevent erroneously writing data into a memory location. The $\bar{W}$ input can be driven directly from standard TTL circuits.

## data-in/data-out $\left(\mathrm{DO}_{1}-\mathrm{DO}_{4}\right)$

Data can be written into a selected device when the write enable input is low. The DQ terminal can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates, one Series 74S TTL gate, or eight Series 74LS TTL gates. The DO terminals are in the high impedance state when chip select $(\overline{\mathrm{S}}$ ) is high or whenever a write operation is being performed. Data-out is the same polarity as data-in.

## standby operation

There are two basic standby modes available to retain data when operating the TMS 4045/40L45/4047/ 40 L 47 series:

1. Reduce the $\mathrm{V}_{\mathrm{CC}}$ supply to 2.4 V
2. Supply power to the array only (TMS 4047 and TMS 40 L47 only).

Combining modes 1 and 2 on the TMS 4047 or TMS $40 L 47$ will produce the lowest possible standby power while retaining data.

| OEVCE | SUPPLY | OPERATING | STANDBY |
| :---: | :---: | :---: | :---: |
| TMS 4045, TMS 40L45 | $V_{C C}$ | +5 V | +2.4 V |
| TMS 4047, TMS 40L47 | $V_{C C 1}$ | +5 V | +5 V |
|  | $V_{C C 2}$ | +5 V | 0 V |

(nominal supply values)

## Texas Instruments

INCORPORATED
POST OFFICE BOX 225012 - DALLAS. TEXAS 75265

# TMS 4045 JL, JDL, NL; TMS 40 L45 JL, JDL, NL; TMS 4047 JL, JDL, NL; TMS 40 L47 JL, JDL, NL 1024-WORD BY 4-BIT STATIC RAMs 

During standby operation, data can not be read or written into the memory. When resuming normal operation, five cycle times must be allowed after normal supplies are returned for the memory to resume steady state operating conditions.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)*


"Stresses beyond those listed under "Absolute Maximum Aatings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Fecommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Voltage values are with respect to the ground material

## functional block diegram


recommended operating conditions

| PARAMETER |  | M MN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voitage, VCC (TMS 4045, TMS 40L45) | Operating | 4.5 | 5 | 5.5 | V |
|  | Standby | 2.4 | 5 | 5.5 |  |
| Supply voitage (array only), VCC1 (TMS 4047, TMS 40L47) | Operating | 4.5 | 5 | 5.5 | V |
|  | Standby | 2.4 | 5 | 5.5 |  |
| Supply voitage (periphery only), VCC2 (TMS 4047, TMS 40L47) | Operating | 4.5 | 5 | 5.5 | V |
|  | Standby | 0 | 0 | . 5.5 |  |
| Supply voltage, VSS |  |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\mathbf{I H}}$ |  | 2.0 |  | 5.5 | V |
| Low-level input voltage, $\mathrm{V}_{1}$ L. |  | -1.0 |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathbf{A}}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

Texas Instruments<br>INCORPORATED<br>POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

TMS 4045 JL, JDL, NL; TMS $40 L 45$ JL, JDL, NL;
TMS 4047 JL, JDL, NL; TMS $40 L 47$ JL, JDL, NL 1024-WORD BY 4-BIT STATIC RAMs
electrical characteristics over recommended operating free-air temperature ranges (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {P }}$ | Max | $\begin{array}{\|c\|} \hline \text { UNIT } \\ \hline V \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High level voltage | $\mathrm{IOH}^{\prime}=-1.0 \mathrm{~mA}$ | $V_{\text {CC }}=4.5 \mathrm{~V}$ |  | 2.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level voltage | $\mathrm{OLL}^{\prime}=3.2 \mathrm{~mA}$ | $V_{C C}=4.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| II | Input current | $\mathrm{V}_{1}=0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{OZ}$ | Off-state output current | $\mathbf{S}$ at 2 V or $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 5.5 V <br> W at 0.3 V,  |  |  | - 10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{Cc}$ | Supply current from VCC | $\begin{aligned} & \mathbf{I}_{\mathbf{O}}=0 \mathrm{~mA}, \\ & T_{\mathbf{A}}=0^{\circ} \mathrm{C} \text { (worst case) } \end{aligned}$ | TMS 4045 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 90 | 100 | mA |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}$ |  | 60 | 70 |  |
|  |  |  | TMS 40L45 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 50 | 60 |  |
|  |  |  |  | $\mathrm{VCC}=2.4 \mathrm{~V}$ |  | 35 | 45 |  |
| ICC1 | Supply current from $\mathrm{V}_{\mathrm{CC}}$ (array only) (TMS 4047/L47 oniy) | $\begin{aligned} & T_{O}=0 \mathrm{~mA}, \\ & T_{A}=70^{\circ} \mathrm{C} \text { (worst case) } \end{aligned}$ |  | $V_{C C}=5.5 \mathrm{~V}$ |  | 5 | 11 | mA |
|  |  |  |  | $V_{C C}=2.4 \mathrm{~V}$ |  | 2.5 | 5.5 |  |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} . \\ & T_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { (worst case) } \end{aligned}$ | TMS 4047 |  |  | 90 | 99 | mA |
| CC2 | VCC2 (periphery only) (TMS 4047/L47 only) |  | TMS 40L47 |  |  | 50 | 59 |  |
| $C_{i}$ | Input capacitance | $\begin{aligned} & V_{1}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  |  |  |  | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\begin{aligned} & V_{\mathrm{O}}=0 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |  |  |  |  | 8 | pF |

tAll typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended supply voltage range, $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} 1$ Series 74 TTL load $\mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$

| PARAMETER |  | TNUS 4045-15 TMAS 4047-15 |  | TMS 4045/LA5-20 TMS 4047/L47-20 |  | TNAS 4045/L45-25 <br> TMS 4047/L47-25 |  | TMS 4045/L45-45 TMS 4047/44-45 MUN MAX |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {c }} \mathbf{( r d )}$ | Read cycle time | 150 |  | 200 |  | 250 |  | 450 |  | ns |
| te(wr) | Write cycle time | 150 |  | 200 |  | 250 |  | 450 |  | ns |
| $t_{w}(W)$ | Write pulse width | 80 |  | 100 |  | 100 |  | 200 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{A})$ | Address set up time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {sum(S) }}$ | Chip select set up time | 80 |  | 100 |  | 100 |  | 200 |  | ns |
| $\mathbf{t}_{\text {su }}(\mathrm{D})$ | Data set up time | 80 |  | 100 |  | 100 |  | 200 |  | ns |
| th(D) | Data hold time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| th(A) | Address hoid time | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Texas Instruments

TMS 4045 JL, JDL, NL; TMS $40 L 45$ JL, JDL, NL; TMS 4047 JL, JDL, NL; TMS 40 L47 JL, JDL, NL 1024-WORD BY 4-BIT STATIC RAMs
switching characteristics over recommended voltage range, tA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, 1$ Series 74 TrL load, $\mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$

| PARAMETER |  | TMS 4045-15 TMS 4047-15 |  | TNWS 4045/L45-20 |  | TMS 4045/L45-25 TMS 4047/L47-25 |  | TMS 4045/L45-45 TMS 4047-L47-45 |  | UNTT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RUN | MAX | MMN | MAX | Man | MAX | Man | MAX |  |
| $t_{a}(A)$ | Access time from address |  | 150 |  | 200 |  | 250 |  | 450 | ns |
| ${ }^{\text {a }}$ (S) | Access time from chip select (or output enable) low |  | 70 |  | 85 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{W})$ | Access time from write enable high |  | 70 |  | 85 |  | 100 |  | 120 | ns |
| tPVX | Output data valid after address change | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| tples, | Output disable time after chip select (or output enable) high |  | 50 |  | 60 |  | 60 |  | 100 | ns |
| tPVZ, W | Output disable time after write enable low |  | 50 |  | 60 |  | 60 |  | 100 | ns |

read cycle timing**
ADDRESS, A


OUTPUT DATA, O

TMS 4045 JL, JDL, NL; TMS $40 L 45$ JL, JDL, NL;
TMS 4047 JL, JDL, NL; TMS $40 L 47$ JL, JDL, NL 1024-WORD BY 4-BIT STATIC RAMs


Early write cycle avoids DQ conflicts by controlling the write time with $\overline{\mathrm{S}}$. On the diagram above, the write operation will be controlled by the leading edge of $\overline{\mathbf{S}}$, not $\bar{W}$. Data can only be written when both $\overline{\mathbf{S}}$ and $\bar{W}$ are low. Either $\bar{S}$ or $\bar{W}$ being high inhibits the write operation. To prevent erroneous data being written into the array, the addresses must be stable during the write cycle as defined by $t_{s u}(A), t_{w}(W)$, and $t_{h}(A)$.

Texas Instruments<br>INCORPORATED<br>POST OFFICE BOX 225012 - DALLAS, TEXAS 75265

$1024 \times 4$ Organization
Single 5\% Tolerance +5 V Supply

- High Density, 300-mil (7,62 mm), 18-Pin Package
- Fully Static Operation (No Clocks, no refresh, no timing strobe)
- Maximum Access Time . . . 450 ns
- Minimum Cycle (Read or Write) Time . . . 450 ns
- 400 mV Guaranteed dc Noise Immunity With Standard TTL Loads - No Pull-Up Resistors Required
- Common I/O With Three-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 1 Series 74 or 74S TTL Load No Pull-Up Resistors Required
- Low Power Dissipation

330 mW Typical
525 mW Maximum

## description

The TMS 4014 static random-access memory is organized as 1024 words of 4 bits. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series 74 or 74S TTL. No pull-up resistors are required. The TMS 4014 is manufactured using Tl's reliable N -channel silicon-gate technology to optimize the cost/performance relationship. The TMS 4014 is characterized to retain data at $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}$ to reduce power dissipation. The TMS 4014 is offered in 18-pin dual-in-line sidebraze (JDL suffix) and plastic (NL suffix) packages designed for insertion in mountinghole rows on $300-\mathrm{mil} \cdot(7,62-\mathrm{mm})$ centers. The TMS 4014 is designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

TMS 4014
18. Pin Ceramic and plastic dUAL IN-line packages (TOP VIEW)


| PIN NAMES |  |
| :--- | :--- |
| $A 0-A 9$ | Addresses |
| $\overline{/ / O 1-1 / O 4}$ | Data input/output |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{S}}$ | Chip Select |
| $V_{\mathrm{CC}}$ | +5 V Supply |
| $\mathrm{V}_{\text {SS }}$ | Ground |
| $\bar{W}$ | Write Enable | published at a later date.

## TEXAS INSTRUMENTS

INCORPORATED
POST OFFICE BOX 225012 - DALLAS, TEXAS 75265
B-28

# TMS 4014 JDL, NL <br> 1024 WORD BY 4-BIT STATIC RAM 

## operation

addresses (AO-A9)
The ten address inputs select one of the 1024 four-bit words stored in the RAM. The address-inputs must be stable for the duration of a write cycle. The address inputs can be driven directiy from standard Series $54 / 74$ TTL with no external pull-up resistors
chip select ( $\overline{\mathbf{S}}$ )
The chip-select terminal, which can be driven directly from standard TTL circuits, affects only the data-in/data-out terminals. When chip select and output enable are a logic low, the $1 / O$ terminals are enabled. When chip select is a logic high, the $1 / O$ terminals are in the floating or high-impedance state and the input is inhibited.

## write enable (W)

The read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low selects the write mode. W must be a logic high when changing addresses to prevent erroneously writing data into a memory location. The $W$ input can be driven directly from siandard TTL circuits.
data-in/data-out (1/01-1/04)
Data can be written into a selected device when the write enable input is a logic low. The 1/O terminal can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fan-out of one Series 74 TTL gate or one Series 74S TTL gate. Thel/O terminals are in the high-impedance state when chip select (S) is high or whenever a write operation is being performed. Data-out is the same polarity as data-in.

## standby operation

The standby mode, available to retain data while operating the TMS 4014, is attained by reducing $V_{C C}$ from 5 V to 2.4 V . Before, during, and immediately after standby, $\overline{\mathrm{S}}$ and $\overline{\mathrm{W}}$ must be in the high state. During standby operation, data cannot be read or written into the memory. When resuming normal operation, five cycle times must be allowed after normal power is restored for the memory to resume steady-state operating conditions.

## functional block diagram



# TEXAS Instruments <br> INCORPORATED <br> POST OFFICE BOX 225012 - OALLAS. TEXAS 75265 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

| Supply voltage, Vcc (see Note 1) | -0.5 to 7 V |
| :---: | :---: |
| Input voltage (any input) (see Note 1) | -0.5 to 7 V |
| Continuous power dissipation | 1 W |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

NOTE 1 . Voltage values are with respect to the ground terminat.
"Stresses beyond those listed under Absolute Maximum fatings" may cause permanenidamage lo the device This is a stress rating only and functional oper ation of the device at these or any other condzions beyond those indicated in the "Recommended Operaung Conditions" seciton of this specification is nol implied. Exposure to absoiute-maximum-rated conditions for extended periods may affect device reliability

## recommended operating conditions

| PARAMETER |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | Operating | 4.75 | 5 | 5.25 | $\checkmark$ |
|  | Standby | 2.4 | 5 | 5.25 |  |
| Supply voitage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  |  | $V$ |
| High-level input voltage, $V_{\text {IH }}$ |  | 2.0 |  | 5.25 | $\checkmark$ |
| Low-level input voltage, $\mathrm{V}_{1} \mathrm{~L}$ |  | -0.3 |  | 0.8 | $\checkmark$ |
| Operating free-air temperature, $\mathrm{T}^{\text {A }}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN TYP ${ }^{\dagger}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level voltage | ${ }^{1} \mathrm{OH}=-200 \mu \mathrm{~A}$, | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 | V |
| $\mathrm{v}_{\mathrm{OL}}$ | Low-level voltage | $\mathrm{IOL}^{\prime}=2 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 0.4 | $v$ |
| $1 /$ | Input current | $\mathrm{V}_{1}=0$ to 5.25 V |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state output current | $\begin{aligned} & \hline \bar{S} @ 2 \mathrm{Vor} \\ & \bar{W}_{\text {at } 0.8 \mathrm{~V}} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.25 V | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{Cc}$ | Supply current from $\mathrm{V}_{\text {CC }}$ | $\begin{aligned} & \mathrm{I}_{0}=0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { (worst case) } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $90 \quad 100$ | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}$ | $60 \quad 70$ | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$. | $f=1 \mathrm{MHz}$ | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{0}=0 \mathrm{~V}$. | $6=1 \mathrm{MHz}$ | 12 | pF |

${ }^{\text {t All typical values are at }} \mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Texas Instruments

## I NCORPORATED

POST OFFICE BOX 225012 - DALLAS. TEXAS 75265
timing requirements over recommended supply voltage range and operating free-air temperature range

|  | PARAMETER | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | Read cycle time | 450 | ns |
| ${ }^{4} \mathrm{c}$ (wr) | Write cycle time | 450 | ns |
| ${ }^{\text {m }}$ w(W) | Write pulse width | 200 | ns |
| $\mathrm{I}_{\text {su }}(\mathrm{A})$ | Address set up time | 0 | ns |
| $t_{\text {su }}(\mathbf{S})$ | Chip select set up time | 200 | ns |
| $t_{\text {su }}(\mathrm{D})$ | Data set up time | 200 | ns |
| th(D) | Data hold time | 0 | ns |
| th( $(A)$ | Address hold time | 20 | ns |
| $t T(A)$ | Address transition time | $5 \quad 200$ | ns |

switching characteristics over recommended voltage range, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$,
1 series 74 TTL load, $C_{L}=100$ pF

|  | PARAMETER | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ta(A) | Access time from address |  | 450 | ns |
| ${ }_{\mathbf{t}}^{\mathbf{3}} \mathbf{( S )}$ | Access time from chip select (or output enable) low |  | 120 | ns |
| talw | Access time from write enable high |  | 120 | ns |
| tPVX | Output data valid after address change | 10 |  | ns |
| $t P \vee Z, S$ | Output disable time af ter chip select (or output enablel high |  | 100 | ns |
| ${ }^{\text {t PVZ }}$ W, W | Output disable time after write enable high |  | 100 | ns |

Texas Instruments
INCORPORATED
POST OFFICE BOX 225012 - DALLAS. TEXAS 75265

## TMS 4014 JDL, NL <br> 1024 WORD BY 4-BIT STATIC RAM

read cycle timing**


All timing reference points are $0.8 \vee$ and 2.0 V on inputs and 0.6 V and 2.2 V on outputs ( $90 \%$ points). Input rise and fall times equal 10 nanoseconds.
*Write enable is high for a read cycle.
early write cycle timing


## Texas Instruments

INCORPORATED
POST OFFICE BOX 225012 - DALLAS. TEXAS 75265

$$
\mathrm{B}-32
$$

## read-write cycle timing



## applications data

Eariy write cycle avoids I/O conflicts by controlling the write time with $\overline{\mathrm{S}}$. In the diagram above the write operation will be controlled by the leading edge of $\overline{\mathrm{S}}$, not $\bar{W}$. Data can only be written when both $\overline{\mathrm{S}}$ and $\bar{W}$ are logic low. Either $\overline{\mathrm{S}}$ or $\bar{W}$ being logic high inhibits the write operation, and data stored will not be affected by the address. To prevent erroneous data from being written into the array, the addresses must be stable during the write cycle as defined by $t_{s u}(A), t_{w}(W)$, and $t_{h}(A)$.

## APPENDIX C

## ASCII CODE

TABLE C-1. *ASCII CONTROL CODES

| CONTROL | BINARY CODE | heXADECIMAL CODE |
| :---: | :---: | :---: |
| NUL - Null | 0000000 | 00 |
| SOH - Start of heading | 0000001 | 01 |
| STX - Start of text | 0000010 | 02 |
| ETX - End of text | 0000011 | 03 |
| EOT - End of transmission | 0000100 | 04 |
| ENQ - Enquiry | 0000101 | 05 |
| ACK - Acknowledge | 0000110 | 06 |
| BEL - Bell | 0000111 | 07 |
| BS - Backspace | 0001000 | 08 |
| HT - Horizontal tabulation | 0001001 | 09 |
| LF - Line feed | 0001010 | OA |
| VT - Vertical tab | 0001011 | OB |
| FF - Form feed | 0001100 | OC |
| CR - Carriage return | 0001101 | OD |
| SO - Shift out | 0001110 | OE |
| SI - Shift in | 0001111 | OF |
| DLE - Data link escape | 0010000 | 10 |
| DC1 - Device control 1 | 0010001 | 11 |
| DC2 - Device control 2 | 0010010 | 12 |
| DC3 - Device control 3 | 0010011 | 13 |
| DC4 - Device control 4 (stop) | 0010100 | 14 |
| NAK - Negative acknowledge | 0010101 | 15 |
| SYN - Synchronous idle | 0010110 | 16 |
| ETB - End of transmission block | 0010111 | 17 |
| CAN - Cancel | 0011000 | 18 |
| EM - End of medium | 0011001 | 19 |
| SUB - Substitute | 0011010 | 1A |
| ESC - Escape | 0011011 | 1B |
| FS - File separator | 0011100 | 1 C |
| GS - Group separator | 0011101 | 10 |
| RS - Record separator | 0011110 | 1E |
| US - Unit separator | 0011111 | 1F |
| DEL - Delete, rubout | 1111111 | 7 F |

*American Standards Institute Publication X3.4-1968

## NOTE

Hexadecimal codes 01 to 1F can be generated using most keyboard devices with the CONTROL (SHIFT) key pressed prior to pressing another keyboard key. For example, hexadecimal codes 01 to 19 can be generated on the TM 990/189 using the SHIFT key and keys A through Y respectively with the exception of keys $V$ and $X$ which have shift functions dedicated to display right and cancel respectively.

TABLE C-2. *ASCII CHARACTER CODE

| CHARACTER | BINARY CODE | HEXADECIMAL CODE | CHARACTER | BINARY CODE | HEXADECIMAL CODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Space | 0100000 | 20 | P | 1010000 | 50 |
| ! | 0100001 | 21 | 0 | 1010001 | 51 |
| " (dbl quote) | 0100010 | 22 | R | 1010010 | 52 |
| \# | 0100011 | 23 | S | 1010011 | 53 |
| \$ | 0100100 | 24 | T | 1010100 | 54 |
| \% | 0100101 | 25 | U | 1010101 | 55 |
| \& | 0100110 | 26 | V | 1010110 | 56 |
| '(sgl quote) | 0100111 | 27 | W | 1010111 | 57 |
| ( | 0101000 | 28 | X | 1011000 | 58 |
| ) | 0101001 | 29 | Y | 1011001 | 59 |
| - (asterisk) | 0101010 | 2A | $z$ | 1011010 | 5A |
| + | 0101011 | 2B | 1 | 1011011 | 5B |
| , (comma) | 0101100 | 2 C | 1 | 1011100 | 5C |
| - (minus) | 0101101 | 2 D | J | 1011101 | 5D |
| . (period) | 0101110 | 2E | $\wedge$ | 1011110 | 5E |
| / | 0101111 | 2F | - (underline) | 1011111 | 5 F |
| 0 | 0110000 | 30 |  | 1100000 | 60 |
| 1 | 0110001 | 31 | a | 1100001 | 61 |
| 2 | 0110010 | 32 | b | 1100010 | 62 |
| 3 | 0110011 | 33 | c | 1100011 | 63 |
| 4 | 0110100 | 34 | d | 1100100 | 64 |
| 5 | 0110101 | 35 | e | 1100101 | 65 |
| 6 | 0110110 | 36 | f | 1100110 | 66 |
| 7 | 0110111 | 37 | 9 | 1100111 | 67 |
| 8 | 0111000 | 38 | h | 1101000 | 68 |
| 9 | 0111001 | 39 | i | 1101001 | 69 |
| : | 0111010 | 3A | i | 1101010 | 6A |
| ; | 0111011 | 3 B | k | 1101011 | 6 B |
| < | 0111100 | 3 C | 1 | 1101100 | 6C |
|  | 0111101 | 30 | m | 1101101 | 6 D |
| > | 0111110 | 3 E | n | 1101110 | 6 E |
| ? | 0111111 | 3F | 0 | 1101111 | 6 F |
| @ | 1000000 | 40 | p | 1110000 | 70 |
| A | 1000001 | 41 | q | 1110001 | 71 |
| B | 1000010 | 42 | r | 1110010 | 72 |
| C | 1000011 | 43 | s | 1110011 | 73 |
| D | 1000100 | 44 | $t$ | 1110100 | 74 |
| E | 1000101 | 45 | $u$ | 1110101 | 75 |
| F | 1000110 | 46 | $v$ | 1110110 | 76 |
| G | 1000111 | 47 | $w$ | 1110111 | 77 |
| H | 1001000 | 48 | * | 1111000 | 78 |
| 1 | 1001001 | 49 | $y$ | 1111001 | 79 |
| $J$ | 1001010 | 4A | $z$ | 1111010 | 7A |
| K | 1001011 | 4B | 1 | 1111011 | 78 |
| L | 1001100 | 4 C | 1 | 1111100 | 7 C |
| M | 1001101 | 40 | \} | 1111101 | 70 |
| N | 1001110 | 4E | $\sim$ | 1111110 | 7 E |
| 0 | 1001111 | 4F |  |  |  |

- American Standards Institute Pubication $\times 3.4$-1968


## APPENDIX D

## BINARY, DECIMAL AND HEXADECIMAL NUMBERING

## D-1 GENERAL

This appendix covers numbering systems to three bases (2, 10, and 16) which are used throughout this manual.

## D-2 POSITIVE NUMBERS

D-2.1 DECIMAL (BASE 10). When a numerical quantity is viewed from right to left, the rightmost digit represents the base number to the exponent 0 . The next digit represents the base number to the exponent 1 , the next to the exponent 2, then exponent 3, etc. For example, using the base 10 (decimal):

$$
\begin{gathered}
10^{6} \quad 10^{5} 10^{4} \times 10^{3} \quad 10^{2} \\
\times \quad \times \quad \times \quad 10^{1} \\
10^{0} \\
\times
\end{gathered}
$$

or


For example, 75,264 can be broken down as follows:


D-2.2 BINARY (BASE 2). As base 10 numbers use ten digits, base 2 numbers use only 0 and 1. When viewed from right to left, they each represent the number 2 to the powers $0,1,2$, etc., respectively as shown below:

| $2^{15}$ |  | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $(32,768)$ | $\cdots$ | $(64)$ | $(32)$ | $(16)$ | $(8)$ | $(4)$ | $(2)$ | $(1)$ |
| $x$ | $\cdots$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |

For example, $11011_{2}$ can be translated into base 10 as follows:

${ }^{27} 10$
or $11011_{2}$ equals $27_{10}$.
Binary is the language of the digital computer. For example, to place the decimal quantity 23 ( $23_{10}$ ) into a 16 -bit memory cell, set the bits to the following:

| 0 | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |

which is $1+2+4+16=23_{10}$.
D-2.3 HEXADECIMAL (BASE 16). Whereas binary uses two digits and decimal uses ten digits, hexadecimal uses 16 (0 to 9, A, B, C, D, E, and F).

The letters A through F are used to represent the decimal numbers 10 through 15 as shown on the following page.

| $\mathrm{N}_{10}$ | $\mathrm{~N}_{16}$ |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |
| 2 | 2 |
| 3 | 3 |
| 4 | 4 |
| 5 | 5 |
| 6 | 6 |
| 7 | 7 |


| $\mathrm{N}_{10}$ | $\mathrm{~N}_{16}$ |
| :---: | :---: |
| 8 | 8 |
| 9 | 9 |
| 10 | A |
| 11 | B |
| 12 | C |
| 13 | D |
| 14 | F |
| 15 |  |

When viewed from right to left, each digit in a hexadecimal number is a multiplier of 16 to the powers $0,1,2,3$, etc., as shown below:

| $16^{3}$ | $16^{2}$ | $16^{1}$ | $16^{0}$ |
| :---: | :---: | :---: | :---: |
| $(4096)$ | $(256)$ | $(16)$ | $(1)$ |
| $X$ | $x$ | $x$ | $x$ |

For example, 7 B A $5_{16}$ can be translated into base 10 as follows:
or $7 \mathrm{BA} 5_{16}$ equals $31,653_{10}$.
Because it would be awkward to write out 16 -digit binary numbers to show the contents of a 16-bit memory word, hexadecimal is used instead. Thus

$$
003 \mathrm{E}_{16} \text { or }>003 \mathrm{E}(>\text { indicates hexadecimal })
$$

is used instead of

$$
0000000000111110_{2}
$$

to represent $62_{10}$ as computed below:


Note that separating the 16 binary bits into four-bit parts facilitates recognition and translation into hexadecimal.


Table $D-1$ is a conversion chart for converting decimal to hexadecimal and vice versa. Table D-2 shows binary, decimal and hexadecimal equivalents for numbers 0 to 15. Note that Table D-1 is divided into four parts, each part representing four of the 16 -bits of a memory cell or word (bits 0 to 15)with bit 0 being the most significant bit (MSB) and bit 15 being the least significant bit (LSB). Note that the MSB is on the left and represents the highest power of 2 and the LSB on the right represents the 0 power of $2\left(2^{0}=1\right)$. As explained later, the MSB can also be used to signify number polarity ( + or - ).

## NOTE

To convert a binary number to decimal or hexadecimal, convert the positive binary value as described in Section D-4.

## TABLE D-1 HEXADECIMAL/DECIMAL CONVERSION CHART

MSB
LSB

| BITS | $16^{3}$ |  | $16^{2}$ |  | $16^{1}$ |  | $16^{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 01 | 23 | 45 | 67 | 87 | $8 \quad 11$ | 1213 | $14 \quad 15$ |
|  | HEX DEC |  | HEX | DEC | HEX | DEC | HEX | DEC |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 1 | 4096 | 1 | 256 | 1 | 16 | 1 | 1 |
|  | 2 | 8192 | 2 | 512 | 2 | 32 | 2 | 2 |
|  | 3 | 12288 | 3 | 768 | 3 | 48 | 3 | 3 |
|  | 4 | 16384 | 4 | 1024 | 4 | 64 | 4 | 4 |
|  | 5 | 20480 | 5 | 1280 | 5 | 80 | 5 | 5 |
|  | 6 | 24576 | 6 | 1536 | 6 | 96 | 6 | 6 |
|  | 7 | 28672 | 7 | 1792 | 7 | 112 | 7 | 7 |
|  | 8 | 32768 | 8 | 2048 | 8 | 128 | 8 | 8 |
|  | 9 | 36864 | 9 | 2304 | 9 | 144 | 9 | 9 |
|  | A | 40960 | A | 2560 | A | 160 | A | 10 |
|  | B | 45056 | B | 2816 | B | 176 | B | 11 |
|  | C | 49152 | C | 3072 | C | 192 | C | 12 |
|  | D | 53248 | D | 3328 | D | 208 | D | 13 |
|  | E | 57344 | E | 3584 | E | 224 | E | 14 |
|  | F | 61440 | F | 3840 | F | 240 | F | 15 |

To convert a number from hexadecimal, add the decimal equivalents for each hexadecimal digit. For example, $7 \mathrm{~A} 82_{16}$ would equal in decımal $28,672+2,560+128+2$. To convert hexadecimal to decimal, find the nearest decimal number in the above table less than or equal to the number being converted Set down the hexadecimal equivalent then subtract this number from the nearest decimal number. Using the remainder(s), repeat this process. For example

$$
\begin{array}{rlr}
31,362: & =7000_{16}+2690_{10} & 7000 \\
2.690:: / & =A 00_{16}+130_{10} & \text { AOO } \\
130: & =80_{16}+2_{10} & 80 \\
2: \mid l & =2_{16} & \frac{2}{7 A 82_{16}}
\end{array}
$$

TABLE D-2. BINARY, DECIMAL, AND HEXADECIMAL EQUIVALENTS

| BINARY <br> $\left(\mathbf{N}_{2}\right)$ | DECIMAL <br> $\left(\mathbf{N}_{10}\right)$ | HEXADECIMAL <br> $\left(\mathbf{N}_{16}\right)$ |
| :---: | :---: | :---: |
| 0000 | 0 | 0 |
| 0001 | 1 | 1 |
| 0010 | 2 | 2 |
| 0011 | 3 | 3 |
| 0100 | 4 | 4 |
| 0101 | 5 | 5 |
| 0110 | 6 | 6 |
| 0111 | 7 | 7 |
| 1000 | 8 | 8 |
| 1001 | 9 | 9 |
| 1010 | 10 | A |
| 1011 | 11 | B |
| 1100 | 12 | C |
| 1101 | 13 | E |
| 1110 | 14 | F |
| 1111 | 15 | 10 |
| 10000 | 16 | 11 |
| 10001 | 17 | 12 |
| 10010 | 18 | 13 |
| 10011 | 19 | 14 |
| 10100 | 20 | 15 |
| 10101 | 21 | 16 |
| 10110 | 22 | 17 |
| 10111 | 23 | 18 |
| 11000 | 24 | 19 |
| 11001 | 25 | 1 A |
| 11010 | 26 | 1 B |
| 11011 | 27 | 1 C |
| 11100 | 28 | 1 D |
| 11101 | 29 | 1 E |
| 1110 | 31 | 20 |
| 11111 |  |  |
| 100000 |  |  |
|  |  |  |

## D-3 ADDING AND SUBTRACTING BINARY

Adding and subtracting in binary uses the same conventions for decimal: carrying over in addtition and borrowing in subtraction.

Basically,


D-4 POSITIVE/NEGATIVE CONVERSION (BINARY). To compute the negative equivalent of a positive binary or hexadecimal number, or interpret a binary or hexadecimal negative number (determine its positive equivalent) use the two's complement of the binary number.

## NOTE

To convert a binary number to decimal, convert the positive binary value (not the negative binary value) and add the sign.

Two's complementing a binary number includes two simple steps:
a. Obtain one's complement of the number (1's become 0's, 0 's becomes 1 's) (invert bits).
b. Add 1 to the one's complement.

For example, with the MSB (left-most bit) being a sign bit:

| $\underline{010}\left(+2_{2}\right)$ | $\underline{111}\left(-1_{2}\right)$ | $\left.\underline{110}(-2)_{2}\right)$ | $\underline{101}\left(-3_{2}\right)$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 101 | Invert | 000 | Invert | 001 | Invert | 010 |
| +1 | Add 1 1 | +1 | Add 1 | $+\frac{1}{2}$ | Add 1 | +1 |
| 110 | $\left.(-2)_{2}\right)$ | $\left(+1_{2}\right)$ | 010 | $\left(+2_{2}\right)$ | 011 | $\left(+3_{2}\right)$ |

This can be expanded to $\mathbf{1 6}$-bit positive numbers:


And to 16 -bit negative numbers:


The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group


JULY 1978

Texas Instruments INCORPORATED

## TABLE OF CONTENTS

1. INTRODUCTION
1.1 Description ..... 1
1.2 Key Features ..... 1
1.3 Application Overview ..... 1
2. ARCHITECTURE
2.1 CRU Interface ..... 2
2.2 Interrupt Interface ..... 5
2.3 Input/Output Interface ..... 5
2.4 Programmable Ports ..... 9
2.6 Power-Up Considerations ..... 10
2.7 Pin Descriptions ..... 11
3. APPLICATIONS
3.1 Hardware Interface ..... 12
3.2 Software Interface ..... 13
3.3 Interval Timer Application ..... 15
4. TMS 9901 ELECTRICAL SPECIFICATIONS
4.1 Absolute Maximum Ratings Over Operating Free Air Temperature Range (Uniess Otherwise Noted) ..... 19
4.2 Recommended Operating Conditions ..... 19
4.3 Electrical Characteristics Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted) ..... 19
4.4 Timing Requirements Over Full Range of Operating Conditions ..... 19
4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions ..... 20
5. MECHANICAL DATA
5.1 TMS 9901 - 40 Pin Ceramic Package ..... 21
5.2 TMS 9901 - 40 Pin Plastic Package ..... 22
LIST OF ILLUSTRATIONS
Figure 1 Typical TMS 9901 Programmable System Interface (PSI) Application ..... 2
Figure 2 TMS 9901 PSI Block Diagram ..... 3
Figure 3 TMS 9901 PSI Interrupt Control Block Diagram ..... 6
Figure 4 TMS 9901 I/O Interface Section ..... 8
Figure 5 Input and Output Equivalents ..... 8
Figure 6 TMS 9901 Interval Timer Section ..... 9
Figure 7 TMS 9900/TMS 9901 Interface ..... 12
Figure 8 TMS 9981/TMS 9901 Interface ..... 13
Figure 9 TMS 9900 Sample Software To Control The TMS 9901 ..... 14
Figure 10 TMS 9901 Interval Timer Application Flowchart ..... 16
Figure 11 Interval Timer ..... 17
Figure 12 Switching Characteristics ..... 20
LIST OF TABLES
Table $1 \quad$ CRU Bit Assignments ..... 4
Table 2 Interrupt Code Generation ..... 4
Table 3 TMS 9980A or TMS 9981 Interrupt Level Data ..... 7
Table 4 TMS 9901 Pin Assignments and Functions ..... 11

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9901 Programmable Systems Interface (PSI) is a multifunctional component designed to provide low cost interrupt and I/O ports and an interval timer for TMS 9900 -family microprocessor systems. The TMS 9901 is fabricated using N -channel silicon-gate MOS technology. The TMS 9901 is TTL-compatible on all inputs and outputs, including the power supply ( +5 V ) and single-phase clock.

### 1.2 KEY FEATURES

- Low Cost
- 9900 -Family Peripheral
- Performs Interrupt and I/O Interface functions:
- Six Dedicated Interrupt Lines
- Seven Dedicated I/O Lines
- Nine Programmable Lines as I/O or Interrupt
- Up to 15 Interrupt Lines
- Up to 22 Input Lines
- Up to 16 Output Lines
- Easily Cascaded for Expansion
- Interval or Event Timer
- Single 5 V Power Supply
- All Inputs and Outputs TTL-Compatible
- Standard 40-Pin Plastic or Ceramic Package
- N -Channel Silicon-Gate MOS Technology.


### 1.3 APPLICATION OVERVIEW

The following example of a typical application may help introduce the user to the TMS 9901 PSI. Figure 1 is a block diagram of a typical application. Each of the ideas presented below is described in more detail in later sections of this manual.

The TMS 9901 PSI interfaces to the CPU through the Communications Register Unit (CRU) and the interrupt control lines as shown in Figure 1. The TMS 9901 occupies 32 bits of CRU input and output space. The five least significant bits of address bus are connected to the S lines of the PSI to address one of the 32 CRU bits of the TMS 9901. The most significant bits of the address bus are decoded on CRU cycles to select the PSI by taking its chip enable (CE) line active (LOW).

Interrupt inputs to the TMS 9901 PSI are synchronized with $\bar{\phi}$, inverted, and then ANDed with the appropriate mask bit. Once every $\bar{\phi}$ clock time, the prioritizer looks at the 15 interrupt input AND gates and generates the interrupt control code. The interrupt control code and the interrupt request line constitute the interrupt interface to the CPU.

After reset all I/O ports are programmed as inputs. By writing to any I/O port, that port will be programmed as an output port until another reset occurs, either software or hardware. Data at the input pins is buffered on to the TMS 9901 . Data to the output ports is latched and then buffered off-chip by the PSI's MOS-to-TTL buffers.

The interval timer on the TMS 9901 is accessed by writing a ONE to select bit zero (control bit), which puts the PSI CRU interface in the clock mode. Once in the clock mode the 14 -bit clock contents can be read or written. Writing to the clock register will reinitialize the clock and cause it to start decrementing,. When the clock counts to zero, it will cause an interrupt and reload to its initial value. Reading the clock contents permits the user to see the decrementer contents at that point in time just before entering the clock mode. The clock read register is not updated when the PSI is in the clock mode.


FIGURE 1- TYPICAL TMS 9901 PROGRAMMABLE SYSTEM INTERFACE (PSI) APPLICATION

## 2. ARCHITECTURE

The architecture of the TMS 9901 Programmable Systems Interface (PSI) is designed to provide the user maximum flexibility when designating system I/O ports and interrupts. The TMS 9901 can be divided into four subsystems: CRU interface, interrupt interface, input/output interface, and interval timer. Figure 2 is a general block diagram of the TMS 9901 internal architecture. Each of the subsystems of the PSI is discussed in detail in subsequent paragraphs.

### 2.1 CRU Interface

The CPU communicates with the TMS 9901 PSI via the CRU. The TMS 9901 occupies 32 bits in CRU read space and 32 bits in CRU write space. Table 1 shows the mapping for CRU bit addresses to TMS 9901 functions,

The CRU interface consists of five address select lines (SO-S4), chip enable ( $\overline{\mathrm{CE}}$ ), and the three CRU lines (CRUIN, CRUOUT, CRUCLK). The select lines (S0-S4) are connected to the five least significant bits of the address bus; for a TMS 9900 system S0-S4 are connected to A10-A14, respectively. Chip enable ( $\overline{C E}$ ) is generated by decoding the most significant bits of the address bus on CRU cycies; for a 9900 based system address bits $0-9$ would be decoded. When CE goes active (LOW), the five select lines point to the CRU bit being accessed. When $\overline{\mathrm{CE}}$ is inactive (HIGH), the PSI's CRU interface is disabled.

## NOTE

When $\overline{C E}$ is inactive (HIGH) the 9901 sets its CRUIN pin to high impedance and disables CRUCLK from coming on chip. This means that CRUIN can be used as an OR tied bus. When $\overline{\mathrm{CE}}$ is high the 9901 will still see the select lines, but no command action is taken.

In the case of a write operation, the TMS 9901 strobes data off the CRUOUT line with CRUCLK. For a read operation, the data is sent to the CPU on the CRUIN line.


FIGURE 2-TMS 9901 PSI BLOCK DIAGRAM

Several TMS 9901 devices may be cascaded to expand I/O and interrupt handling capability simply by connecting all CRU and address select lines in parallel and providing each device with a unique chip enable signal: the chip enable ( $\overline{\mathrm{CE}}$ ) is generated by decoding the high-order address bits (A0-A9) on CRU cycles.

For those unfamiliar with the CRU concept, the following is a discussion of how to build a CRU interface. The CRU is a bit addressable ( 4096 bits), synchronous, serial interface over which a single instruction can transfer between one and 16 bits serially. Each one of the 4096 bits of the CRU space has a unique address and can be read and written to. During multi-bit CRU transfers, the CRU address is incremented at the beginning of each CRU cycle to point to the next consecutive CRU bit.

TABLE 1
CRU SELECT BIT ASSIGNMENTS

| Cru Bit | $S_{0} S_{1} S_{2} S_{3} S_{4}$ | CRU Read Data | CRU Write Data |
| :---: | :---: | :---: | :---: |
| 0 | $\begin{array}{lllll}0 & 0 & 0 & 0 & 0\end{array}$ | CONTROL BIT ${ }^{(1)}$ | CONTROL BIT(1) |
| 1 | $\begin{array}{lllll}0 & 0 & 0 & 0 & 1\end{array}$ | INT1/CLK1 ${ }^{(2)}$ | Mask 1/CLK ${ }^{(3)}$ |
| 2 | $\begin{array}{lllll}0 & 0 & 0 & 1 & 0\end{array}$ | INT2/CLK2 | Mask 2/CLK2 |
| 3 | $\begin{array}{lllll}0 & 0 & 0 & 1 & 1\end{array}$ | INT3/CLK3 | Mask 3/CLK3 |
| 4 | $\begin{array}{lllll}0 & 0 & 1 & 0 & 0\end{array}$ | INT4/CLK4 | Mask 4/CLK4 |
| 5 | $\begin{array}{lllll}0 & 0 & 1 & 0 & 1\end{array}$ | INT5/CLK5 | Mask 5/CLK5 |
| 6 | $\begin{array}{lllll}0 & 0 & 1 & 1 & 0\end{array}$ | INT6/CLK6 | Mask 6/CLK6 |
| 7 | $\begin{array}{lllll}0 & 0 & 1 & 1 & 1\end{array}$ | INT7/CLK7 | Mask 7/CLK 7 |
| 8 | $\begin{array}{lllll}0 & 1 & 0 & 0 & 0\end{array}$ | INT8/CLK8 | Mask 8/CLK8 |
| 9 | $\begin{array}{lllll}0 & 1 & 0 & 0 & 1\end{array}$ | TNT9/CLK9 | Mask 9/CLK9 |
| 10 | $\begin{array}{lllll}0 & 1 & 0 & 1 & 0\end{array}$ | INT10/CLK 10 | Mask 10/CLK 10 |
| 11 | $\begin{array}{llllll}0 & 1 & 0 & 1 & 1\end{array}$ | INT11/CLK11 | Mask 11/CLK 11 |
| 12 | 0 1 1 1 100 | INT12/CLK12 | Mask 12/CLK 12 |
| 13 | $0 \begin{array}{lllll}0 & 1 & 1 & 0 & 1\end{array}$ | INT13/CLK13 | Mask 13/CLK 13 |
| 14 | $\begin{array}{lllll}0 & 1 & 1 & 1 & 0\end{array}$ | INT14/CLK14 | Mask 14/CLK 14 |
| 15 | $\begin{array}{lllll}0 & 1 & 1 & 1 & 1\end{array}$ | \|NT $15 /$ INTREQ ${ }^{(7)}$ | Mask 15/ $\mathbf{R S T}^{(4)}$ |
| 16 | 10000 | PO input ${ }^{(5)}$ | PO Output ${ }^{(6)}$ |
| 17 | $1 \begin{array}{lllll}1 & 0 & 0 & 0 & 1\end{array}$ | P1 Input | P1 Output |
| 18 | 100010 | P2 Input | P2 Output |
| 19 | $1 \begin{array}{lllll}1 & 0 & 0 & 1 & 1\end{array}$ | P3 Input | P3 Output |
| 20 | $1 \begin{array}{lllll}1 & 0 & 1 & 0 & 0\end{array}$ | P4 Input | P4 Output |
| 21 | $1 \begin{array}{lllll}1 & 0 & 1 & 0 & 1\end{array}$ | P5 input | P5 Output |
| 22 | $\begin{array}{lllll}1 & 0 & 1 & 1 & 0\end{array}$ | P6 Input | P6 Output |
| 23 | $1 \begin{array}{lllll}1 & 0 & 1 & 1 & 1\end{array}$ | P7 Input | P7 Output |
| 24 | 110000 | P8 Input | P8 Output |
| 25 | $\begin{array}{lllll}1 & 1 & 0 & 0 & 1\end{array}$ | P9 Input | P9 Output |
| 26 | $\begin{array}{lllll}1 & 1 & 0 & 1 & 0\end{array}$ | P10 input | P10 Output |
| 27 | $\begin{array}{lllll}1 & 1 & 0 & 1 & 1\end{array}$ | P11 input | P11 Output |
| 28 | $\begin{array}{lllll}1 & 1 & 1 & 0 & 0\end{array}$ | P12 Input | P12 Output |
| 29 | $\begin{array}{lllll}1 & 1 & 1 & 0 & 1\end{array}$ | P13 Input | P13 Output |
| 30 | 11110 | P14 Input | P14 Output |
| 31 | $\begin{array}{lllll}1 & 1 & 1 & 1\end{array}$ | P15 Input | P15 Output |

## NOTES

(1) $0=\operatorname{lnterrupt}$ Mode $1=$ Clock Mode
(2) Data present on $\overline{\mathrm{NT}}$ input pin (or clock value) will be read regardless of mask value.
(3) While in the interrupt Mode (Control Bit $=0$ ) writing a " 1 " into mask will enable interrupt; a " 0 " will disable.
(4) Writing a zero to bit 15 while in the clock mode (Control Bit $=1$ ) executes a software reset of the $1 / O$ pins.
(5) Data present on the pin will be read. Output data can be read without affecting the data.
(6) Writing data to the port will program the port to the output mode and output the data.
(7) INTREQ is the inverted status of the INTREQ pin.

When a 99XX CPU executes a CRU Instruction, the processor uses the contents of workspace register 12 as a base address. (Refer to the 9900 Microprocessor Data Manual for a complete discussion on how CRU addresses are derived.) The CRU address is brought out on the 15 -bit address bus; this means that the least significant bit of R12 is not brought out of the CPU. During CRU cycles, the memory control lines (MEMEN, $\overline{\text { WE, and DBIN) are all inactive; MEMEN being inactive (HIGH) indicates the address is not a memory address }}$ and therefore is a CRU address or external instruction code. Also, when MEMEN is inactive (HIGH) and a valid address is present, address bits A0-A2 must all be zero to constitute a valid CRU address; if address bits A0-A2 are other than all zeros, they are indicating an external instruction code. In summary, address bits A3-A14 contain the CRU address to be decoded, address bits A0-A2 must be zero and MEMEN must be inactive (HIGH) to indicate a CRU cycle.

### 2.2 Interrupt Interface

A block diagram of the interrupt control section is shown in Figure 3. The interrupt inputs (six dedicated, INT1-INT6, and nine programmable) are sampled on the falling edge of $\bar{\phi}$ and latched onto the chip for one $\bar{\phi}$ time by the SYNC LATCH, each $\bar{\phi}$ time. The output of the sync latch is inverted (interrupts are LOW active) and ANDed with its respective mask bit (MASK $=1$, INTERRUPT ENABLED). On the rising edge of $\bar{\phi}$, the prioritizer and encoder senses the masked interrupts and produces a four-bit encoding of the highest priority interrupt present (see Tables 2 and 3). The four-bit prioritized code and INTREQ are latched off-chip with a sync latch on the falling edge of the next $\bar{\phi}$, which ensures proper synchronization to the processor.

Once an interrupt goes active (LOW), it should stay active until the appropriate interrupt service routine explicitly turns off the internupt. If an interrupt is allowed to go inactive before the interrupt service routine is entered, an erroneous interrupt code could be sent to the processor. A total of five clock cycles occur between the time the CPU samples the $\overline{N T T R E Q}$ line and the time it samples the ICO-IC3 lines. For example, if an interrupt is active and the CPU recognizes that an interrupt is pending, but before the CPU can sample the interrupt control lines the interrupt goes inactive, the interrupt control lines will contain an incorrect code.

The interrupt mask bits on the TMS 9901 PSI are individually set or reset under software control. Any unused interrupt line should have its associated mask disabled to avoid false interrupts: To do this, the control bit (CRU bit zero), is first set to a zero for interrupt mode operation. Writing to TMS 9901 CRU bits $1-15$ will enable or disable interrupts $1-15$, respectively. Writing a one to an interrupt mask will enable that interrupt; writing a zero will disable that interrupt. Upon application of $\overline{\text { SST1 }}$ (power-up reset), all mask bits are reset (LOW), the interrupt code is forced to all zeros, and $\overline{N T R E Q}$ is held HIGH. Reading TMS 9901 CRU bits 1-15 indicates the status of the respective interrupt inputs; thus, the designer can employ the unused (disabled) interrupt input lines as data inputs (true data in).

### 2.3 Input/Output Interface

A block diagram of the TMS 9901 I/O interface is shown in Figure 4. Up to 16 individually controlled, I/O ports are available (seven dedicated, P0-P6, and nine programmable) and, as discussed above, the unused dedicated interrupt lines also can be used as input lines (true data in). Thus the 9901 can be configured to have more than 16 inputs. $\overline{\text { RST1 }}$ (power-up reset) will program all I/O ports to input mode. Writing data to a port will automatically switch that port to the output mode. Once programmed as an output, a port will remain in output mode until $\overline{\text { RST1 }}$ or $\overline{\text { RST2 }}$ (command bit) is executed. An output port can be read and indicates the present state of the pin. A pin programmed to the output mode cannot be used as an input pin: Applying an input current to an output pin may cause damage to the TMS 9901. The TMS 9901 outputs are latched and buffered off-chip, and inputs are buffered onto the chip. The output buffers are MOS-to-TTL buffers and can drive two standard TTL loads.


INTERRUPT CODE GENERATION

| INTERRUPT/STATE | PRIORITY | ${ }^{1} \mathrm{CO}$ | IC1 | ${ }^{\text {IC2 }}$ | IC3 | INTREQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { AST }} 1$ | - | 0 | 0 | 0 | 0 | 1 |
| INT 1 | 1 (HIGHEST) | 0 | 0 | 0 | 1 | 0 |
| INT 2 | 2 | 0 | 0 | 1 | 0 | 0 |
| INT 3/CLOCK | 3 | 0 | 0 | 1 | 1 | 0 |
| INT 4 | 4 | 0 | 1 | 0 | 0 | 0 |
| INT 5 | 5 | 0 | 1 | 0 | 1 | 0 |
| INT 6 | 6 | 0 | 1 | 1 | 0 | 0 |
| INT 7 | 7 | 0 | 1 | 1 | 1 | 0 |
| INT 8 | 8 | 1 | 0 | 0 | 0 | 0 |
| INT 9 | 9 | 1 | 0 | 0 | 1 | 0 |
| INT 10 | 10 | 1 | 0 | 1 | 0 | 0 |
| TNT 11 | 11 | 1 | 0 | 1 | 1 | 0 |
| INT 12 | 12 | 1 | 1 | 0 | 0 | 0 |
| INT 13 | 13 | 1 | 1 | 0 | 1 | 0 |
| INT 14 | 14 | 1 | 1 | 1 | 0 | 0 |
| INT 15 | 15 (LOWEST) | 1 | 1 | 1 | 1 | 0 |
| NO INTERRUPT | - | 1 | 1 | 1 | 1 | 1 |

TABLE 3
TMS 9980A OR TMS 9981 INTERRUPT LEVEL DATA

| INTERRUPT CODE (ICO-IC2) | FUNCTION | VECTOR LOCATION (MEMORY ADDRESS (N HEX) | DEVICE ASSIGNMENT | INTERRUPT MASK VALUES TO ENABLE (ST 12 THROUGH ST15) |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{lll} 1 & 1 & 0 \\ 1 & 0 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \\ 1 & 1 & 1 \end{array}$ |  | $\begin{array}{llll} 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & C \\ 0 & 0 & 0 & 8 \\ 0 & 0 & 0 & 4 \\ 0 & 0 & 0 & 0 \\ 3 & F & F & C \\ 0 & 0 & 0 & 0 \end{array}$ | External Device <br> External Device <br> External Device <br> External Device <br> Reset Stimulus <br> Load Stimulus <br> Reset Stimulus | 4 Through $F$ <br> 3 Through $F$ <br> 2 Through $F$ <br> 1 Through F <br> Don't Care <br> Don't Care <br> Don't Care |



FIGURE 4-TMS 9801 I/O INTERFACE SECTION


FIGURE 5 - INPUT AND OUTPUT EQUIVALENTS

### 2.4 Programmable Ports

A total of nine pins ( $\overline{\mathrm{NT} 7} / \mathrm{P} 15-\overline{\mathrm{NT}} 15 / \mathrm{P} 7$ ) on the TMS 9901 are user-programmable as either I/O ports or interrupts. These pins will assume all characteristics of the type pin they are programmed to be (as described in Sections 2.2 and 2.3). Any pin which is not being used for interrupt should have the appropriate interrupt mask disabled (mask $=0$ ) to avoid erroneous interrupts to the CPU. To program one of the pins as an interrupt, its interrupt mask simply is enabled and the line may be used as if it were one of the dedicated interrupt lines. To program a pin as an I/O port, disable the interrupt mask and use that pin as if it were one of the dedicated I/O ports.

### 2.5 Interval Timer

Figure 6 is a block diagram of the TMS 9901 interval timer section. The clock consists of a 14-bit counter that decrements at a rate of $t \bar{\phi}) / 64$ (at 3 MHz this results in a maximum interval of 349 milliseconds with a resolution of 21.3 microseconds). The clock can be used as either an interval timer or an event timer. To access the clock, select bit zero (control bit) must be set to a one. The clock is enabled to cause interrupts by writing a nonzero value to it and is then disabled from interrupting by writing zero to it or by a RST1. The clock starts operating at no more than two $\phi$ times after it is loaded. When the clock decrementer is running, it will decrement down to zero and issue a level-3 interrupt. The decrementer, when it becomes zero, will also be reloaded from the clock register and decrementing will start again. (The zero state is counted as any other decrementer state.) The decrementer always runs, but it will not issue interrupts unless enabled; of course, the contents of the unenabled clock read register are meaningless.


FIGURE 6-TMS 9901 INTERVAL TIMER SECTION

The clock is accessed by writing a one into the control bit (TMS 9901 CRU bit zero) to force CRU bits $1-15$ to clock mode. Writing a nonzero value into the clock register then enables the clock and sets its time period. When the clock is enabled, it interrupts on level 3 and external level- 3 interrupts are disabled. The mask for level 3 in the PSI must be set to a one so that the processor will see the clock interrupt. When the clock interrupt is active, the clock mask (mask bit 3) must be written into with either a one or zero to clear the interrupt; writing a zero also disables further interrupts.

If a new clock value is required, a new 14 -bit clock start value can be programmed by executing a CRU write operation to the clock register. During programming, the decrementer is restarted with the current start value after each start value bit is written. A timer restart is easily implemented by writing a single bit to any of the clock bits. The clock is disabled by $\overline{\operatorname{RST}} 1$ (power up reset) or by writing a zero value into the clock register; $\overline{\mathrm{AST}}$ does not affect the clock.

The clock read register is updated every time the decrementer decrements when the TMS 9901 is not in clock mode. There are two methods to leave the clock mode: first, a zero is written to the control bit; or second, a TMS 9901 select bit greater than 15 is accessed. Note that when $\overline{\text { CE }}$ is inactive(HIGH), the PSI is not disabled from seeing the select lines. As the CPU is addressing memory, A10-A14 could very easily have a value of 15 or greater - A10-A14 are connected to the select lines; therefore, the TMS 9901 interval timer section can "think" it is out of clock mode and update the clock read register. Very simply, this means that a value cannot be locked into the clock read register by writing a one to CRU select bit zero (the control bit). The 9901 must be out of clock mode for at least one timer period to ensure that the contents of the clock read register has been updated. This means that to read the most recent contents of the decrementer, just before reading, the TMS 9901 must not be in the clock mode. The only sure way to manipulate clock mode is to use the control bit (select bit zero). When clock mode is reentered to access the clock read register, updating of the read register will cease. This is done so that the contents of the clock read register will not change while it is being accessed.

### 2.6 Power-Up Considerations

During hardware reset, $\overline{\mathrm{RST}} 1$ must be active (LOW) for a minimum of two clock cycles to force the TMS 9901 into a known state. $\overline{\text { RST } 1 ~ w i l l ~ d i s a b l e ~ a l l ~ i n t e r r u p t s, ~ d i s a b l e ~ t h e ~ c l o c k, ~ p r o g r a m ~ a l l ~ I / O ~ p o r t s ~ t o ~ t h e ~ i n p u t ~ m o d e, ~}$ and force IC0-IC3 to all zeros with INTREQ held HIGH. The system software must enable the appropriate interrupts, program the clock, and configure the I/O ports as required. After initial power-up the TMS 9901 is accessed only as needed to service the clock, enable (disable) interrupts, or read (write) data to the I/O ports. The I/O ports can be reconfigured by use of the $\overline{\operatorname{RST} 2}$ software reset command bit.

Table 4 defines the TMS 9901 pin assignments and describes the function of each pin.
TABLE4
THES 9901 PIN ASSIGNMENTS AND FUNCTIONS

| SIGNATURE | PIN | $1 / 0$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| INTREO | 11 | OUT | INTERRUPT Request. When active (low) INTREO indicates that an enabled interrupt has been received. INTREO will stay active until all enabled interrupt inputs are removed. |
| 1 CO (MSB) | 15 | OUT | Interrupt Code lines. ICO-IC3 output the $\quad \overline{\text { CE }}$ [ 5 |
| 1 Cl | 14 | OUT |  |
| IC2 | 13 | OUT | priority enabled interrupt. If no enabled |
| $1 \mathrm{C3}$ (LSB) | 12 | OUT |  |
| CE | 5 | IN | Chip Enable. When active (low) data may be transferred through the CRU interface to the CPU. $\overline{C E}$ has no effect on the interrupt control section. |
| So | 39 | IN | Address select lines. The data bit being |
| S1 | 36 | IN | accessed by the CRU interface is specified |
| S2 | 35 | IN | by the 5-bit code appearing on S0-S4. |
| S3 | 25 | iN |  |
| S4 | 24 | IN | $\overline{\text { INT2 }} 18$ [ $\quad\left[\begin{array}{ll}\text { 23 } \\ \text { INT15/P7 }\end{array}\right.$ |
| CRUIN | 4 | OUT | CRU data in (to CPU). Data specified by SO-S4 is transmitted to the CPU by CRUIN. When CE is not active CRUIN is in a high. impedance state. |
| CRUOUT | 2 | IN | CRU data out (from CPU). When CE is active, data present on the CRUOUT input will be sampled during CRUCLK and written into the command bit specified by SO-S4. |
| CRUCLK | 3 | IN | CRU Clock (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line. |
| RST 1 | 1 | IN | Power Up Reset. When active (low) RSTi resets all interrupt masks to " 0 "', resets ICO $-\operatorname{IC} 3=(0,0,0,0)$, $\overline{\mathrm{INTERQ}}=1$, disables the clock, and programs all I/O ports to inputs. RST1 has a Schmitt-triger input to allow implementation with an RC circuit as shown in Figure 7. |
| $V_{\text {CC }}$ | 40 |  | Supply Voltage. +5 V nominal. |
| $\mathrm{V}_{\text {SS }}$ | 16 |  | Ground Reference |
| $\bar{\phi}$ | 10 | IN | System clock ( $\bar{\Phi} 3$ in TMS 9900 system, $\overline{\text { CKOUT }}$ in TMS 9980 system). |
| INT1 | 17 | IN |  |
| INT2 | 18 | IN | Group 1, interrupt inputs. |
| INT3 | 9 | IN | When active (Low) the signal is ANDed with its corresponding |
| INT4 | 8 | IN | mask bit and if enabled sent to the interrupt control section. |
| INT5 | 7 | IN | INT 1 has highest priority. |
| INT6 | 6 | IN |  |
| INT7i P15 | 34 | 1/0 |  |
| NT8/ P14 | 33 | 1/0 |  |
| INT9/ P13 | 32 | 1/0 |  |
| INT10/P12 | 31 | $1 / 0$ |  |
| TNT11/P11 | 30 | 110 | Group 2, programmable interrupt (active low) or I/O pins (true logic). Each pin is individually programmable a. an interrupt, an input port, or an output port. |
| INT 12/P10 | 29 | 1/0 |  |
| TNT 13/P9 | 28 | $1 / 0$ |  |
| INT 14/P8 | 27 | $1 / 0$ |  |
| INT 15/P7 | 23 | $1 / 0$ |  |
| PO | 38 | 1/0 |  |
| P1 | 37 | $1 / 0$ |  |
| P2 | 26 | 1/0 |  |
| P3 | 22 | 1/0 | Group 3, 1/O ports (true logic). Each pin is individually programmable as an input port or an output port. |
| P4 | 21 | $1 / 0$ |  |
| P5 | 20 | 1/0 |  |
| P6 | 19 | 1/0 |  |

## 3. APPLICATIONS

### 3.1 Hardware Interface

Figure 7 illustrates the use of a TMS 9901 PSI in a TMS 9900 system. The TIM 9904 clock generator/driver syncs the RESET for both the TMS 9901 and the CPU. The RC circuit on the TIM 9904 provides the power-up and pushbutton RESET input to the clock chip. Address lines AO-A9 are decoded on CRU cycles to select the TMS 9901. Address lines A10-A14 are sent directly to PSI select lines S0-S4, respectively, to select which TMS 9901 CRU bit is to be accessed.

Figure 8 illustrates the use of a TMS 9901 with a TMS 9981 CPU. No TIM 9904 is needed with the TMS 9981, so the reset circuitry is connected directly to the system reset line. The clock ( $\bar{\phi}$ ) then comes from the TMS 9981. All other circuitry is identical to the TMS 9900 system.


FIGURE 7-TMS 9900/TMS 9901 INTERFACE


### 3.2 Software Interface

Figure 9 lists the TMS 9900 code needed to control the TMS 9901 PSI. The code initializes the PSI to an eight-bit input port, an eight-bit output port, and enables interrupt levels 1-6. The six dedicated interrupt pins are all used for interrupts; their mask bits are set ON. The nine programmable pins are all used as I/O ports; mask bits 7-15 remain reset. PO-P7 are programmed as an eight-bit output port, and P8-P15 are programmed as an eight-bit input port.

Some code is added to read the contents of the clock read-register. The SBZ instruction takes the TMS 9901 out of clock mode long enough for the clock read register to be updated with the most recent decrementer value. When clock mode is reentered, the decrementer will cease updating the clock read-register so that the contents of the register will not be changing during a read operation.

The second section of code is typical code found in a clock interrupt service routine. All interrupts initially are disabled by the routine. These functions are not necessary, but are usually done to ensure system integrity. The interrupt mask should be restored as soon as the sensitive processing is complete. The interrupt is counted in the variable COUNT and is then cleared by writing a one to mask bit 3 . If a zero is written to mask bit 3 to clear the interrupt, clock interrupt will be disabled from that point onward, but the clock will continue to run.

## ASSUMPTION:

- System uses clock at maximum interval ( $349 \mathrm{msec} @ 3 \mathrm{MHz}$ )
- Interrupts 1-6 are used
- Eight bits are used as an output port , P0 -P7
- Eight bits are used as an input port , P8 - P15
- $\overline{\operatorname{RST}} 1$ (power-up reset) has been applied
- The most significant byte of R1 contains data to be output.

|  | LI <br> LDCR | R12, PSIBAS <br> @CLKSET, 0 | Set up CRU base to point to 9901 <br> 16-bit transfer, set clock to max interval |
| :--- | :--- | :--- | :--- |
|  | LDCR | @INTSET, 7 | Enter interrupt mode and enable interrupts 1 - 6 |

A TM 990/100M microcomputer board application in which every 10 seconds a specific task must be performed is described below. The TMS 9901 clock is set to interrupt every 333.33 milliseconds. This is accomplished by programming the 14-bit clock register to $3 \mathrm{DO9}_{16}\left(15,625_{10}\right)$. The TM 990/100M microcomputer board system clock runs at 3 MHz , giving a clock resolution of 21.33 microseconds. A decrementer period of 21.33 microseconds multiplied by 15,625 periods until interrupt gives 333.33 milliseconds between interrupts. The interrupt service routine must count 30 interrupts before 10 seconds elapses:

$$
f(\text { DEC })=\frac{f(\phi)}{64}, \quad T(D E C)=\frac{1}{f(D E C)}=\frac{64}{3,000,000}=21.3333 \mu \mathrm{~s}
$$

Figure 10 is a flowchart of the software required to perform the above application, and Figure 11 is a listing of the code. Following the flowchart, the main routine sets up all initial conditions for the 9901 and clock service routine. The interrupt service routine decrements a counter in R2 which was initialized to 30 . When the counter in R2 decrements to zero, 10 seconds have elapsed, and the work portion of the service routine is entered. Note carefully that the work portion of the service routine takes longer than 333.33 ms which is the time between clock interrupts from the 9901. Therefore, recursive interrupts are going to occur and some facility must be provided to handle them. Loading a new workspace pointer and transferring the saved WP, PC, and ST (R13-R15) from the interrupt workspace to the new workspace allows one level of recursion.


## DEVICE INITIALIZATION

```
FEO| NEE! LWFI YFFE!
FE|E FFE!
```





```
FEOH FFES
FE|i: 0הO! LI E1, % BH1
FEDE FH1S
FE10 OEOE LI PE,SO SO % 32%.3NS = 10GEO
FE1E OUIE
```



```
FE1% 110!O
FE13 3GC1 L[ME F1.15 LOHD G9#1 ELGE&
FE1H IEOO SEZ i SET HGOL TO IHTEFFLIFT MLIE
FE1E: 1LMS SED 3 MHMHSK IHTEREUPT O
```

MAIN PROGRAM


NOTE: This code was assembled using the TM 990/402 line-by-line assembler.

## INTERRUPT 3 SERVICE ROUTINE

 $(W P=F F 68)$

```
OHE- 1OBE IEO FF[BG
=1%4 11103 EEO %
FIGR |SGO FT,NF
```



```
F[GH G|lE
```



```
FIBE FFSU
```

CDift InGilt 30 IH FE
IF ZEFD THEN IBIMF

FETBFH TU IHTEFFUFTEI FDUTIHE FELDHI FE FDF 10 SE EDIMT [IDiNH

EFARHH TO SLEFRITIINE

ROUTINE TO BE PERFORMED EVERY 10 SECONDS, IT TAKES LONGER THAN 333.33 MS WHICH IS 9901 CLOCK PERIOD'

```
FEG| IGEG LWFI YFFEO IHOFFSFHIE FDF SIEFOMTIME
FL:E FFEU
```



```
FIOG FFEG
```



```
FIEA FFS4
FGS! FGEG MDU %FFSEPF1S
FESE FFSS
FEGO 1LHS SEO ELEHK FGOI LLOER IHTEFPIIFT
FEGE OSHLIMI S EHAELE IHT IGS
FE:94 01113
```

- ECO

RTMF

FIGURE 11-(CONClUDED)

## 4. TMS 9901 ELECTRICAL SPECIFICATIONS

\subsection*{4.1 Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted) * <br> 

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 4.2 Recommended Operating Conditions*

| PARAMETER | MIN | NOM | Max | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5.0 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 0 |  |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2.0 |  | $V_{\text {CC }}$ | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{fL}}$ | $\mathrm{V}_{\text {SS }}-3$ |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

### 4.3 Electrical Characteristics Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted)*

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 2.4 | $V_{\text {cc }}$ | V |
|  |  | $\mathrm{O}^{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | 2.2 | VCC | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ | $\mathrm{V}_{\text {SS }}$ | 0.4 | V |
| II | Input current (any input) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| ICC(av) | Average supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{t}^{\mathrm{t}}(\phi)=330 \mathrm{~ns}, \quad \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 150 | mA |
| $\mathrm{Cl}_{1}$ | Small signal input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$ |  | 15 | pF |

### 4.4 Timing Requirements Over Full Range of Operating Conditions

| PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{C}(\phi)}$ Clock cycle time | 300 | 333 | 2000 | ns |
| $\mathrm{t}_{\mathrm{r}(\phi)} \quad$ Clock rise time | 5 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{f}(\phi)}$ Clock fall time | 10 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{w}}(\phi \mathrm{H})$ Clock pulse width (high level) | 225 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}(\phi \mathrm{L})}$ Clock pulse width (low level) | 45 |  | 300 | ns |
|  | 100 | 185 |  | ns |
| $\mathrm{t}_{\text {su1 }}$ Setup time for CE, S0-S4, or CRUOUT before CRUCLK | 100 |  |  | ns |
| $\mathrm{t}_{\text {su2 }}$ Setup time for interrupt before $\bar{\phi}$ low | 60 |  |  | ns |
| $\mathrm{t}_{\text {su3 }}$ Setup time for inputs before valid CRUIN | 200 |  |  | ns |
| th Hold time for CE, S0-S4, or CRUOUT after CRUCLK | 60 |  |  | ns |

[^6]
### 4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions

| PARAMETER | TEST CONDITION | MIN TYP MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $t_{\text {pdi }} 1$ Propagation delay, $\overline{C E}$ to valid CRUIN | $C_{L}=100 \mathrm{pF}$ | 300 | ns |
| tpd2 Propagation delay, S0-S4 to valid CRUIN | $C_{L}=100 \mathrm{pF}$ | 320 | ns |
| $t_{\text {pd3 }}$ Propagation delay, $\bar{\phi}$ low to valid INTREQ, ICO-IC3 | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 110 | ns |
| $\mathrm{t}_{\mathrm{pd}} \quad$ Propagation delay, $\overline{\text { CRUCLK }}$ to valid data out (P0-P15) | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 300 | ns |


cruout
NOTE 1 ALL TIMING MEASUREMENTS ARE FROM $10^{\circ}$ and $90^{\circ}$, POINTS

FIGURE 12-SWITCHING CHARACTERISTICS

## 5. MECHANICAL DATA

### 5.1 TMS 9901 JL - 40 Pin Ceramic Package

ceramic packages with side-brazed leads and metal or epoxy or glass lid seal


### 5.2 TMS 9901 NL - 40 Pin Plastic Package

plastic packages



JULY 1978

## TABLE OF CONTENTS

1. INTRODUCTION
1.1 Description ..... 1
1.2 Key Features ..... 1
1.3 Typical Application ..... 1
2. ARCHITECTURE
2.1 CRU Interface ..... 2
2.1.1 CPU Output for CRU ..... 5
2.1.2 Registers ..... 8
2.1.2.1 Control Register ..... 8
2.1.2.2 Interval Register ..... 10
2.1.2.3 Receive Data Rate Register ..... 10
2.1.2.4 Transmit Data Rate Register ..... 11
2.1.2.5 Transmit Buffer Register ..... 11
2.1.3 Input to CPU for CRU ..... 13
2.2 Transmitter Operation ..... 16
2.2.1 Data Transmision ..... 16
2.2.2 BREAK Transmission ..... 16
2.2.3 Transmission Termination ..... 16
2.3 Receiver Operation ..... 18
2.3.1 Receiver Initialization ..... 18
2.3.2 Start Bit Detection ..... 18
2.3.3 Data Reception ..... 18
2.4 Interval Timer Operation ..... 20
2.5 Interrupts ..... 21
2.6 TMS 9902 Terminal Assignments and Functions ..... 22
3. DEVICE APPLICATION
3.1 Device Initialization ..... 23
3.1.1 Initialization Program ..... 23
3.1.2 Control Register ..... 24
3.1.3 Interval Register ..... 24
3.1.4 Receive Data Rate Register ..... 24
3.1.5 Transmit Data Rate Register ..... 25
3.2 Data Transmission ..... 25
3.3 Data Reception ..... 26
3.4 Register Loading After Initialization ..... 26
3.5 Interface to a Data Terminal ..... 27
3.5.1 Hardware Interface ..... 27
3.5.2 Software ..... 27
4. TMS 9902 ELECTRICAL SPECIFICATIONS
4.1 Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted) ..... 31
4.2 Recommended Operating Conditions ..... 31
4.3 Electrical Characteristics Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted) ..... 31
4.4 Timing Requirements Over Full Range of Operating Conditions ..... 31
4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions ..... 32
5. MECHANICAL SPECIFICATIONS
LIST OF ILLUSTRATIONS
Figure 1 Typical Application, TMS 9902 Asynchronous Communication Controller (ACC) ..... 2
Figure 2 TMS 9902 Asynchronous Communications Controller (ACC) Block Diagram ..... 3
Figure 3 TMS 9902 - TMS 9900 CRU Interface ..... 4
Figure 4 TMS 9902 - TMS 9980 or 9981 CRU Interface ..... 4
Figure 5 TMS 9902 Transmitter Operation ..... 17
Figure 6 TMS 9902 Receiver Operation ..... 19
Figure 7 TMS 9902 Interval Timer Operation ..... 20
Figure 8 INT Output Generation ..... 21
Figure 9 Interface to a 733 Data Terminal ..... 28
LIST OF TABLES
Table 1 TMS 9902 ACC Output Bit Address Assignments ..... 5
Table 2 TMS 9902 ACC Register Load Selection ..... 7
Table 3 Control Register Bit Address Assignments ..... 8
Table 4 CRU Output Bit Address Assignments ..... 12
Table 5 TMS 9902 ACC Input Bit Address Assignments ..... 13
Table 6 TMS 9902 Interrupt Clearing ..... 21
Table 7 TMS 9902 Software ..... 29

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9902 Asynchronous Communications Controller (ACC) is a peripheral device designed for use with the Texas Instruments 9900 family of microprocessors. The TMS 9902 is fabricated using N-channel, silicon gate, MOS technology. The TMS 9902 is TTL-compatible on all inputs and outputs, including the power supply ( +5 V ) and single-phase clock. The TMS 9902 ACC provides an interface between a microprocessor and a serial, asynchronous, communications channel. The ACC performs the timing and data serialization and deserialization functions, facilitating microprocessor control of the asynchronous channel. The TMS 9902 ACC accepts EIA Standard RS-232-C protocol.

### 1.2 KEY FEATURES

- Low Cost, Serial, Asynchronous Interface
- Programmable, Five- to Eight-Bit, I/O Character Length
- Programmable 1, $11 / 2$, and 2 Stop Bits
- Even, Odd, or No Parity
- Fully Programmable Data Rate Generation
- Interval Timer with Resolution from 64 to 16,320 Microseconds
- TTL-Compatibility, Including Power Supply
- Standard 18-Pin Plastic or Ceramic Package
- N-Channel, Silicon Gate Technology


### 1.3 TYPICAL APPLICATION

Figure 1 shows a general block diagram of a system incorporating a TMS 9902 ACC. Following is a tutorial discussion of this application. Subsequent sections of this Data Manual detail most aspects of TMS 9902 use.

The TMS 9902 interfaces with the CPU through the communications register unit (CRU). The CRU interface consists of five address select lines (S0-S4), chip enable ( $\overline{\mathrm{CE}}$ ), and three CRU lines (CRUIN, CRUOUT, CRUCLK). An additional input to the CPU is the ACC interrupt line (NT). The TMS 9902 occupies 32 bits of CRU space; each of the 32 bits are selected individually by processor address lines A10-A14 which are connected to the ACC select lines SO-S4, respectively. Chip enable ( $\overline{C E}$ ) is generated by decoding address lines A0-A9 for CRU cycles. Under certain conditions the TMS 9902 causes interrupts. The interrupt logic shown in Figure 1 can be a TMS 9901.

The ACC interfaces to the asynchronous communications channel on five lines: request to send ( $\overline{R T S}$ ), data set ready ( $\overline{\mathrm{DSR}}$ ), clear to send ( $\overline{\mathrm{CTS}}$ ), serial transmit data (XOUT), and serial receive data (RIN). The request to send ( $\overline{\mathrm{RTS}}$ ) goes active (LOW) whenever the transmitter is activated. However, before data transmission begins, the clear to send ( $\overline{\mathrm{CTS}}$ ) input must be active. The data set ready ( $\overline{\mathrm{DSR}}$ ) input does not affect the receiver or transmitter. When $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ changes level, an interrupt is generated.


FIGURE 1. TYPICAL APPLICATION, TMS 9902 ASYNCHRONOUS
COMMUNICATION CONTROLLER (ACC)

## 2. ARCHITECTURE

The TMS 9902 asynchronous communications controller (ACC) is designed to provide a low cost, serial, asynchronous interface to the 9900 family of microprocessors. The TMS 9902 ACC is diagrammed in Figure 2. The ACC has five main subsections: CRU interface, transmitter section, receiver section, interval timer, and interrupt section.

### 2.1 CRU INTERFACE

The communications register unit (CRU) is the means by which the CPU communicates with the TMS 9902 ACC. The ACC occupies 32 bits of CRU read and write space. Figure 3 illustrates the CRU interface between a TMS 9902 and a TMS 9900 CPU; Figure 4 illustrates the CRU Interface for a TMS 9980A or 9981 CPU. The CRU lines are tied directly to each other as shown in Figures 3 and 4. The least significant bits of the address bus are connected to the select lines. In a TMS 9900 CPU system A14-A10 are connected to S4-S0 respectively. The most significant address bits are decoded to select the TMS 9902 via the chip enable (CE) signal. When $\overline{\mathrm{CE}}$ is inactive (HIGH), the CRU interface of the 9902 is disabled.

## NOTE

When $\overline{C E}$ is inactive (HIGH) the 9902 sets its CRUIN pin to high impedance and disables CRUCL.K from coming on chip. This means the CRUIN line can be used as an OR-tied bus. The 9902 is still able to see the select lines even when CE is high.

For those unfamiliar with the CRU concept, the following is a discussion of how to build a CRU interface. The CRU is a bit addressable (4096 bits), synchronous, serial interface over which a single instruction can transfer between one and 16 bits serially. Each one of the 4096 bits of the CRU space has a unique address and can be read and written to. During multi-bit CRU transfers, the CRU address is incremented at the beginning of each CRU cycle to point to the next consecutive CRU bit.


FIGURE 2. TMS 9902 ASYNCHRONOUS COMMUNICATIONS
CONTROLLER (ACC) BLOCK DIAGRAM


FIGURE 3. TMS 9902 - TMS 9900 CRU INTERFACE


FIGURE 4. TMS 9902 - TMS 9980A OR 9981 CRU INTERFACE

When a 99XX CPU executes a CRU Instruction, the processor uses the contents of workspace register 12 as a base address. (Refer to the 9900 Microprocessor Data Manual for a complete discussion on how CRU addresses are derived.) The CRU address is brought out on the 15 -bit address bus; this means that the least significant bit of R12 is not brought out of the CPU. During CRU cycles, the memory control lines (MEMEN, WE, and DBIN) are all inactive; MEMEN being inactive (HIGH) indicates the address is not a memory address and therefore is a CRU address or external instruction code. Also, when MEMEN is inactive (HIGH) and a valid address is present, address bits A0-A2 must all be zero to constitute a valid CRU address; if address bits A0-A2 are other than all zeros, they are indicating an external instruction code. In summary, address bits A3-A14 contain the CRU address to be decoded, address bits A0-A2 must be zero and MEMEN must be inactive (HIGH) to indicate a CRU cycle.

### 2.1.1 CPU OUTPUT FOR CRU

The TMS 9902 ACC occupies 32 bits of output CRU space, of which 23 bits are used: 31 and 21-0. These 23 bits are employed by the CPU to communicate command and control information to the TMS 9902. Table 1 shows the mapping between CRU address select ( S lines) and ACC functions. Each CRU addressable output bit on the TMS 9902 is described in detail following Table 1.

TABLE 1
TMS 9902 ACC OUTPUT SELECT BIT ASSIGNMENTS


Bit 31 (RESET) -

Bit 30-Bit 22 -

Reset. Writing a one or zero to bit 31 causes the device to reset, consequently disabling all interrupts, initializing the transmitter and receiver, setting RTS inactive (HIGH), setting all register load control flags (LDCTRL, LDIR, LRDR, and LXDR) to a logic one level, and resetting the BREAK flag. No other input or output operations should be performed for $11 \Phi$ clock cycles after issuing the RESET command.

Not used.

| INTERRUPT <br> ENABLE | SELECT <br> BIT | INTERRUPT <br> FLAG | INTERRUPT <br> ENABLED |
| :---: | :---: | :---: | :---: |
| DSCENB | 21 | DSCH | DSCINT |
| TIMENB | 20 | TIMELP | TIMINT |
| XIENB | 19 | XBRE | XINT |
| RIENB | 18 | RBRL | RINT |

Bit 21 (DSCENB) -

Bit 20 (TIMENB) -

Bit 19 (XBIENB) -

Bit 18 (RIENB) -

Bit 17 (BRKON) -

Bit 16 (RTSON) -

Bit 15 (TSTMD) -

Data Set Change Interrupt Enable. Writing a one to bit 21 causes the $\overline{\mathbb{N T}}$ output to be active (LOW) whenever DSCH (Data Set Status Change) is a logic one. Writing a zero to bit 21 causes DSCH interrupts to be disabled. Writing either a one or zero to bit 21 causes DSCH to reset. (Refer also to Section 2.5).

Timer Interrupt Enable. Writing a one to bit 20 causes the $\overline{\mathbb{N} T}$ output to be active whenever TIMELP (Timer Elapsed) is a logic one. Writing a zero to bit 20 causes TIMELP interrupts to be disabled. Writing either a one or zero to bit 20 causes TIMELP and TIMERR (Timer Error) to reset. (Refer also to Sections 2.4 and 2.5.)

Transmit Buffer Interrupt Enable. Writing a one to bit 19 causes the $\overline{\mathrm{INT}}$ output to be active whenever XBRE (Transmit Buffer Register Empty) is a logic one. Writing a zero to bit 19 causes XBRE interrupts to be disabled. The state of XBRE is not affected by writing to bit 19. (Refer also to Sections 2.2 and 2.5.)

Receiver Interrupt Enable. Writing a one to bit 18 causes the $\overline{\text { INT }}$ output to be active whenever RBRL (Receiver Buffer Register Loaded) is a logic one. Writing a zero to bit 18 disables RBRL interrupts. Writing either a one or zero to bit 18 causes RBRL to reset. (Refer also to Sections 2.3 and 2.5.)

Break On. Writing a one to bit 17 causes the XOUT (Transmitter Serial Data Output) to go to a logic zero whenever the transmitter is active and the Transmit Buffer Register (XBR) and the Transmit Shift Register (XSR) are empty. While BRKON is set, loading of characters into the XBR is inhibited. Writing a zero to bit 17 causes BRKON to reset and the transmitter to resume normal operation.

Request To Send On. Writing a one to bit 16 causes the $\overline{\text { RTS }}$ output to be active (LOW). Writing a zero to bit 16 causes RTS to go to a logic one after the XSR (Transmit Shift Register) and XBR (Transmit Buffer Register) are empty, and BRKON is reset. Thus, the RTS output does not become inactive (HIGH) until after character transmission is completed.

Test Mode. Writing a one to bit 15 causes $\overline{\mathrm{RTS}}$ to be internally connected to CTS, XOUT to be internally connected to RIN, $\overline{\text { DSR }}$ to be internally held LOW, and the Interval Timer to operate 32 times its normal rate. Writing a zero to bit 15 re-enables normal device operation. There seldom is reason to enter the test mode under normal circumstances, but this function is useful for diagnostic and inspection purposes.

Register Load Control Flags. Output bits 14-11 control which of the five registers are loaded when writing to bits 10-0. The flags are prioritized as shown in Table 2.


FIGURE 2. TMS 9902 ASYNCHRONOUS COMMUNICATIONS
CONTROLLER (ACC) BLOCK DIAGRAM


FIGURE 3. TMS 9902 - TMS 9900 CRU INTERFACE


FIGURE 4. TMS 9902 - TMS 9980A OR 9981 CRU INTERFACE

| REGISTER LOAD CONTROL FLAG |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| STATUS |  |  |  |  |
| LDCTRL | LDIR | LRDR | LXDR |  |
| 1 | $\times$ | $\times$ | $\times$ | Control Register |
| 0 | 1 | $\times$ | $\times$ | Interval Register |
| 0 | 0 | 1 | $\times$ | Receive Data Rate Register * ENABLED |
| 0 | 0 | $\times$ | 1 | Transmit Data Rate Register * |
| 0 | 0 | 0 | 0 | Transmit Buffer Register |

IIf both LRDR and UXDR bits are set, both registers are loaded, assuming LDCTRL and LDIR are disabled, if only one of these registers is to be loaded, only that register bit is set, and the other register bit reset.

## Bit 14 (LDCTRL) -

Bit 13 (LDIR) -

Load Control Register. Writing a one to bit 14 causes LDCTRL to be set to a logic one. When LDCTRL $=1$, any data written to bits 0-7 is directed to the Control Register. Note that LDCTRL is also set to a logic one when a one or zero is written to bit 31 (RESET). Writing a zero to bit 14 causes LDCTRL to reset to a logic zero, disabling loading of the Control Register. LDCTRL is also automatically reset to logic zero when a datum is written to bit 7 of the Control Register, reset normally occurs as the last bit is written when loading the Control Register with a LDCR instruction.

Load Interval Register. Writing a one to bit 13 causes LDIR to set to a logic one. When LDIR $=1$ and LDCTRL $=0$, any data written to bits $0-7$ is directed to the Interval Register. Note that LDIR is also set to a logic one when a datum is written to bit 31 (RESET); however, Interval Register loading is not enabled until LDCTRL is set to a logic zero. Writing a zero to bit 13 causes LDIR to be reset to logic zero, disabling loading of the Interval Register. LDIR is also automatically reset to logic zero when a datum is written to bit 7 of the interval Register; reset normally occurs as the last bit is written when loading the Interval Register with a LDCR instruction.

Bit 12 (LRDR) -
Load Receive Data Rate Register. Writing a one to bit 12 causes LRDR to set to a logic one. When LRDR $=1$, LDIR $=0$, and LDCTRL $=0$, any data written to bits $0-10$ is directed to the Receive Data Rate Register. Note that LRDR is also set to a logic one when a datum is written to bit 31 (RESET); however, Receive Data Rate Register loading is not enabled until LDCTRL and LDIR are set to a logic zero. Writing a zero bit to 12 causes LRDR to reset to a logic zero, disabling loading of the Receive Data Rate Register. LRDR is also automatically reset to logic zero when a datum is written to bit 10 of the Receive Data Rate Register; reset normally occurs as the last bit is written when loading the Receive Data Rate Register with a LDCR instruction.

Load Transmit Data Rate Register. Writing a one to bit 11 causes LXDR to set to a logic one. When LXDR $=1$, LDIR $=0$, and LDCTRL $=0$, any data written to bits $0-10$ is directed to the Transmit Data Rate Register. Note that loading of both the Receive and Transmit Data Rate Registers is enabled when LDCTRL $=0$, LDIR $=0, \operatorname{LRDR}=1$, and LXDR $=1$; thus these two registers may be loaded simultaneously when data is received and transmitted at the same rate. LXDR is also set to a logic one when a datum is written to bit 31 (RESET); however, Transmit Data Rate Register loading is not enabled until LDCTRL and LDIR are to logic zero. Writing a zero to bit 11 causes LXDR to reset to logic zero, consequently disabling loading of the Transmit Data Rate Register. Since bit 11 is the next bit addressed after loading the Transmit Data Rate Register, the register may be loaded and the LXDR flag reset with a single LDCR instruction where 12 bits (Bits 0-11) are written and a zero is written to Bit 11.

Bits 14-11 (All Zeros) -
Bits 10-0 (Data) -

Data. Information written to bits $10-0$ is loaded into the controlling registers as indicated by LDCTRL, LDIR, LRDR, and LXDR (see Table 2). The different register bits are described in Section 2.1.2 below.

### 2.1.2 REGISTERS

### 2.1.2.1 Control Register

The Control Register is loaded to select character length, device clock operation, parity, and the number of stop bits for the transmitter; control register loading occurs when LDCTRL is active (see Table 2). Table 3 shows the bit address assignments for the Control Register.

TABLE 3
CONTROL REGISTER BIT ADDRESS ASSIGNMENTS

| ADDRESS $_{10}$ | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | SBS1 | T Stop Bit Select |
| 6 | SBS2 | $\int \longleftarrow$ Stop Bit Select |
| 5 | PENB | Parity Enathe |
| 4 | PODD | Odd Parity Select |
| 3 | CLK4M | $\overline{\text { ¢ Input Divide Select }}$ |
| 2 | - | Not Used |
| 1 | RCL1 | $\} \longleftarrow$ Character Length Select |
| 0 | RCL0 |  |



Bits 7 and 6 (SBS1 and SBS2) -

Stop Bit Selection. The number of stop bits to be appended to each transmitter character is selected by bits 7 and 6 of the Control Register as shown below. The receiver only tests for a single stop bit, regardless of the status of bits 7 and 6.

STOP BIT SELECTION

| SBS1 | SBS2 | NUMBER OF TRANSMITTED |
| :---: | :---: | :---: |
| BIT 7 |  |  | BIT 6 | STOP BITS |
| :---: |
| 0 |

Bits 5 and 4
(PENB and PODD) -

Parity Selection. The type of parity generated for transmission and detected for reception is selected by bits 5 and 4 of the Control Register as shown below. When parity is enabled (PENB = 1), the parity bit is transmitted and received in addition to the number of bits selected for the character length. Odd parity is such that the total number of ones in the character and parity bit, exclusive of stop bit(s), will be odd. For even parity, the total number of ones will be even.

| PENB BIT 5 | $\begin{aligned} & \text { PODD } \\ & \text { BIT } 4 \end{aligned}$ | PARITY |
| :---: | :---: | :---: |
| 0 | 0 | None |
| 0 | 1 | None |
| 1 | 0 | Even |
| 1 | 1 | Odd |

Bit 3 (CLK4M) -
$\bar{\phi}$ Input Divide Select. The $\bar{\phi}$ input to the TMS 9902 ACC is used to generate internal dynamic logic clocking and to establish the time base for the Interval Timer, Transmitter, and Receiver. The $\bar{\phi}$ input is internally divided by either 3 or 4 to generate the two-phase internal clocks required for MOS logic, and to establish the basic internal operating frequency (fint) and internal clock period ( $\mathrm{tint}^{\prime}$ ). When bit 3 of the Control Register is set to a logic one (CLK4M =1), $\bar{\phi}$ is internally divided by 4 , and when CLK4M $=0, \bar{\phi}$ is divided by 3 . For example, when $\mathrm{f} \bar{\phi}=3 \mathrm{MHz}$, as in a standard 3 MHz TMS 9900 system, and CLK $4 \mathrm{M}=0$, $\bar{\phi}$ is internally divided by 3 to generate an internal clock period tint of $1 \mu \mathrm{~s}$. The figure below shows the operation of the internal clock divider circuitry. The internal clock frequency should be no greater than 1.1 MHz ; thus, when $\bar{\phi} \bar{\phi}>$ 3.3 MHz, CLK4M should be set to a logic one.


Bits 1 and 0
(RCL. 1 and RCLO) -
Character Length Select. The number of data bits in each transmitted and received character is determined by bits 1 and 0 of the Control Register as shown below:

CHARACTER LENGTH SELECTION

| RCL1 | RCLO | CHARACTER |
| :---: | :---: | :---: |
| BIT 1 | BIT 0 | LENGTH |
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

NOTE: $\{\phi$ denotes frequency of $\phi$

### 2.1.2.2 Interval Register

The Interval Register is enabled for loading when LDCTRL $=0$ and LDIR $=1$ (see Table 2). The interval Register is used to select the rate at which interrupts are generated by the TMS 9902 Interval Timer. The figure below shows the bit assignments for the Interval Register when enabling for loading.


The figure below illustrates the establishment of the interval for the Interval Timer. For example, if the Interval Register is loaded with a value of $80_{16}$ ( 12810 ) the interval at which Timer Interrupts are generated is titvl $=$ $\mathrm{t}_{\text {int }} \cdot 64 \cdot \mathrm{M}=(1 \mu \mathrm{~s})(64)(128)=8.192 \mathrm{~ms}$ when $\mathrm{t}_{\mathrm{int}}=1 \mu \mathrm{~s}$. tint $=n / f \bar{\phi}$ where $\mathrm{n}=4$ if CLK4M $=1,3$ if CLK $4 M$ $=0$.

time interval selection

### 2.1.2.3 Receive Data Rate Register

The Receive Data Rate Register (RDR) is enabled for loading when LDCTRL $=0$, LDIR $=0$, and LRDR $=1$ (see Table 2). The Receive Data Rate Register is used to select the bit rate at which data is received. The diagram shows the bit address assignments for the Receive Data Rate Register when enabled for loading.


The diagram below illustrates the manner in which the receive data rate is established. Basically, two programmable counters are used to determine the interval for half the bit period of receive data. The first counter divides the internal system clock frequency (fint) by either 8 (RDV8 =1) or 1 (RDV8 = 0). The second counter has ten stages and may be programmed to divide its input signal by any value from 1 (RDR9 - RDR0 $=0000000001$ ) to $1023($ RDR9 - RDR0 $=1111111111)$. The frequency of the output of the second counter (frhbt) is double the receive-data rate. For example, assume the Receive Data Rate Register is loaded with a value of $11000111000 ;$ RDV8 $=1$, and RDR9 - RDR $0=1000111000=23816=$ 56810 . Thus, for fint $=1 \mathrm{MHz}$, (see Control Register, bit 3) the receive data rate $=\mathrm{frcv}=\left[\left(1 \times 10^{6} \div 8\right) \div\right.$ $568] \div 2=110.04$ bits per second.


RECEIVE DATA RATE SELECTION

Quantitatively, the receive-data rate fRCV is described by the following algebraic expression:

$$
f_{r c v}=\frac{f_{\text {RHBT }}}{2}=\frac{f_{\text {int }}}{(2)(m)(n)}=\frac{f_{\text {int }}}{(2)(8 R D V 8)(R D R 9-R D R 0)}
$$

### 2.1.2.4 Transmit Data Rate Register

The Transmit Data Rate Register (XDR) is enabled for loading when LDCTRL $=0$, LDIR $=0$, and LXDR $=1$ (see Table 2). The Transmit Data Rate Register is used to select the data for the transmitter. The figure below shows the bit address assignments for the Transmit Data Rate Register when enabled for loading.


The transmit data rate is selected with the Transmit Data Rate Register in the same manner the receive data rate is selected with the Receive Data Rate Register. The algebraic Expression for the Transmit Data Rate $f_{x m t}$ is

$$
f_{\mathrm{Xmt}}=\frac{\mathrm{f}_{\mathrm{XHBT}}}{2}=\frac{\mathrm{f}_{\text {int }}}{(2)(\mathrm{BXDV8})(\mathrm{XDR9-XDRO})}
$$

For example, if the Transmit Data Rate Register is loaded with a value of 00110100001 ; XDV8 $=0$, and XDR9 $-\mathrm{XDRO}=1 \mathrm{~A} 116=41710$, if $\mathrm{f}_{\mathrm{int}}=1 \mathrm{MHz}$ the transmit data rate $=\mathrm{f}_{\mathrm{xmt}}=[(1 \times 106 \div 1) \div 417] \div 2=$ 1199.0 bits per second.

### 2.1.2.5 Transmit Buffer Register

The Transmit Buffer Register (XBR) is enabled for loading when LDCTRL $=0$, LDIR $=0$, LRDR $=0$, LXDR $=$ 0 , and BRKON = 0 (see Table 2). The Transmit Buffer Register is used to store the next character to be transmitted. When the transmitter is active, the contents of the Transmit Buffer Register are transferred to the Transmit Shift Register (XSR) each time the previous character has been completely transmitted (XSR becomes empty). The bit address assignments for the Transmit Buffer Register are shown below:


TRANSMIT BUFFER REGISTER BIT ADDRESS ASSIGNMENTS

TABLE 4. CRU OUTPUT BIT ADDRESS ASSIGNMENTS


NOTE 1 LOADING OF THE BIT INOICATED BY VOZ CAUSES THE LOAD CONTROL
flag for that register to reset automatically

All eight bits should be transferred into the register, regardless of the selected character length. The extraneous high order bits will be ignored for transmission purposes; however, loading of bit 7 is internally detected which causes the Transmit Buffer Register Empty (XBRE) status flag to reset.

### 2.1.3 INPUT TO CPU FOR CRU

The TMS 9902 ACC occupies 32 bits of input CRU space. The CPU reads the 32 bits from the ACC to sense the status of the device. Table 5 shows the mapping between CRU bit address and TMS 9902 read data. Each CRU addressable read bit is described following Table 5.

Status and data information is read from the ACC using $\overline{C E}$, SO-S4, and CRUIN. The following figure illustrates the relationship of the signals used to access four bits of data from the ACC.
$\overline{\mathrm{CE}}$

so - S4


ACC DATA ACCESS SIGNAL THMING

TABLE 5
TMS 9902 ACC INPUT SELECT BIT ASSIGNMENTS

| ADDRESS $_{2}$ |  |  |  |  | ADDRESS 10 | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SO |  | S2 |  | S4 |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 31 | INT | Interrupt |
| 1 | 1 | 1 | 1 | 0 | 30 | FLAG | Register Load Control Flag Set |
| 1 | 1 | 1 | 0 | 1 | 29 | DSCH | Data Set Status Change |
| 1 | 1 | 1 | 0 | 0 | 28 | CTS | Clear to Send |
| 1 | 1 | 0 | 1 | 1 | 27 | DSR | Data Set Ready |
| 1 | 1 | 0 | 1 | 0 | 26 | RTS | Request to Send |
| 1 | 1 | 0 | 0 | 1 | 25 | TIMELP | Timer Elapsed |
| 1 | 1 | 0 | 0 | 0 | 24 | TIMERR | Timer Error |
| 1 | 0 | 1 | 1 | 1 | 23 | XSRE | Transmit Shift Register Empty |
| 1 | 0 | 1 | 1 | 0 | 22 | XBRE | Transmit Buffer Register Empty |
| 1 | 0 | 1 | 0 | 1 | 21 | RBRL | Receive Buffer Register Loaded |
| 1 | 0 | 1 | 0 | 0 | 20 | DSCINT | Data Set Status Change Interrupt (DSCH. DSCENB) |
| 1 | 0 | 0 | 1 | 1 | 19 | TIMINT | Timer Interrupt (TIMELP • TIMENB) |
| 1 | 0 | 0 | 1 | 0 | 18 | - | Not Used (always $=0$ ) |
| 1 | 0 | 0 | 0 | 1 | 17 | XBINT | Transmitter Interrupt (XBRE - XBIENB) |
| 1 | 0 | 0 | 0 | 0 | 16 | RBINT | Receiver Interrupt (RBRL - RIENB) |
| 0 | 1 | 1 | 1 | 1 | 15 | RIN | Receive Input |
| 0 | 1 | 1 | 1 | 0 | 14 | RSBD | Receive Start Bit Detect |
| 0 | 1 | 1 | 0 | 1 | 13 | RFBD | Receive Full Bit Detect |
| 0 | 1 | 1 | 0 | 0 | 12 | RFER | Receive Framing Error |
| 0 | 1 | 0 | 1 | 1 | 11 | ROVER | Receive Overrun Error |
| 0 | 1 | 0 | 1 | 0 | 10 | RPER | Receive Parity Error |
| 0 | 1 | 0 | 0 | 1 | 9 | RCVERR | Receive Error |
| 0 | 1 | 0 | 0 | 0 | 8 | - | Not Used (always = 0) |
|  |  |  |  |  | 7.0 | RBR7-RBR0 | Receive Buffer Register (Received Data) |

INT = DSCINT (Data Set Status Change Interrupt) + TIMINT (Timer Interrupt) + XBINT (Transmitter Interrupt) + RBINT (Receiver Interrupt). The interrupt output (INT) is active (LOW) when this status signal is a logic one. (Refer also to Section 2.6.)


Bit 28 (CTS) -

Bit 27 (DSR) -

Bit 26 (RTS) -

Bit 25 (TIMELP) -

Bit 24 (TIMERR) -

Bit 23 (XSRE) -

Bit 22 (XBRE) -

Bit 21 (RBRL) -

Bit 20 (DSCINT) -

Bit 19 (TIMINT) -

FLAG $=$ LDCTRL + LDIR + LRDR + LXDR + BRKON. When any of the register load control flags or BRKON is set, FLAG $=1$ (see Section 2.1.1).

Data Set Status Change. DSCH is set when the $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ input changes state. To ensure recognition of the state change, $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ must remain stable in its new state for a minimum of two internal clock cycles. DSCH is reset by an output to bit 21 (DSCENB).

Clear To Send. The CTS signal indicates the inverted status of the CTS device input.

Data Set Ready. The DSR signal indicates the inverted status of the $\overline{D S R}$ device input.

Request To Send. The RTS signal indicates the inverted status of the $\overline{\text { RTS }}$ device output.

Timer Elapsed. TIMELP is set each time the Interval Timer decrements to 0. TIMELP is reset by an output to bit 20 (TIMENB).

Timer Error. TIMERR is set whenever the Interval Timer decrements to 0 and TIMELP (Timer Elapsed) is already set, indicating that the occurrence of TIMELP was not recognized and cleared by the CPU before subsequent intervals elapsed. TIMERR is reset by an output to bit 20 (TIMENB, Timer Interrupt Enable).

Transmit Shift Register Empty. When XSRE = 1, no data is currently being transmitted and the XOUT output is at logic one unless BRKON (see Section 2.1.1) is set. When XSRE $=0$, transmission of data is in progress.

Transmit Buffer Register Empty. When XBRE = 1, the transmit buffer register does not contain the next character to be transmitted. XBRE is set each time the contents of the transmit buffer register are transferred to the transmit shift register, XBRE is reset by an output to bit 7 of the transmit buffer register (XBR7), indicating that a character has been loaded.

Receive Buffer Register Loaded. RBRL is set when a complete character has been assembled in the receive shift register, and the character is transferred to the receive buffer register. RBRL is reset by an output to bit 18 (RIENB, Receiver Interrupt Enable).

Data Set Status Change Interrupt. DSCINT = DSCH (Data Set Status Change)AND DSCENB(Data Set Status Change Interrupt Enable). DSCINT indicates the presence of an enabled interrupt caused by the changing of state of $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$.

Timer Interrupt. TIMINT $=$ TIMELP (Timer Elapsed)AND TIMENB (Timer Interrupt Enable). TIMINT indicates the presence of an enabled interrupt caused by the interval timer.

Bit 7-Bit 0
(RBR7-RBRO) -

Iransmitter Interrupt. XBINT = XBRE (Transmit Buffer Register Empty) AND XBIENB (Transmit Buffer Interrupt Enable). XBINT indicates the presence of an enabled interrupt caused by the transmitter.

Receiver Interrupt. RBINT = RBRL (Receive Buffer Register Loaded) AND RIENB (Receiver Interrupt Enable). RBINT indicates the presence of an enabled interrupt caused by the receiver.

Receive Input. RIN indicates the status of the RIN input to the device.
Receive Start Bit Detect. RSBD is set a half bit time after the 1 -to-0 transition of RIN, indicating the start bit of a character. If RIN is not still 0 at such time, RSBD is reset. Otherwise, RSBD remains true until the complete character has been received. This bit is normally used only for testing purposes.

Receive Full Bit Detect. RFBD is set one bit time after RSBD is set to indicate the sample point for the first data bit of the received character. RSBD is reset when the character has been completely received. This bit is normally used only for testing purposes.

Receive Framing Error. RFER is set when a character is received in which the stop bit, which should be a logic one, is a logic zero. RFER should only be read when RBRL (Receive Buffer Register Loaded) is a one. RFER is reset when a character with the correct stop bit is received.

Receive Overrun Error. ROVER is set when a new character is received before the RBRL (Receive Buffer Register Loaded) flag is reset, indicating that the CPU failed to read the previous character and reset RBRL before the present character is completely received. ROVER is reset when a character is received and RBRL is 0 when the character is transferred to the receive buffer register.

Receive Parity Error. RPER is set when a character is received in which the parity is incorrect. RPER is reset when a character with correct parity is received.

Receive Error. RCVERR = RFER (Receive Framing Error) + ROVER (Receiver Overrun Error) + RPER (Receive Parity Error). The RCVERR signal indicates the presence of an error in the most recently received character.

Receive Buffer Register. The Receive Buffer Register contains the most recently received character. For character lengths of fewer than eight bits, the character is right-justified, with unused most significant bit(s) all zero(es). The presence of valid data in the Receive Buffer Register is indicated when RBRL (Receive Buffer Register Loaded) is a logic one.

The operation of the transmitter is diagrammed in Figure 5. The transmitter is initialized by issuing the RESET command (output to bit 31), which causes the internal signals XSRE (Transmit Shift Register Empty) and XBRE (Transmit Buffer Register Empty) to set, and BRKON to reset. Device outputs $\overline{\mathrm{RTS}}$ and XOUT are set, placing the transmitter in its idle state. When RTSON (Request-to-Send On) is set by the CPU, the RTS output becomes active (LOW) and the transmitter becomes active when the CTS input goes LOW.

### 2.2.1 Data Transmission

If the Transmit Buffer Register contains a character, transmission begins. The contents of the Transmit Buffer Register are transferred to the Transmit Shift Register, causing XSRE to reset and XBRE to set. The first bit transmitted (start bit) is always a logic zero. Subsequently, the character is shifted out, LSB first. Only the number of bits specified by RCL1 and RCLO (character length select) of the Control Register are shifted. If parity is enabled, the correct parity bit is next transmitted. Finally the stop bit(s) selected by SBS1 and SBS0 of the Control Register are transmitted. Stop bits are always logic one. XSRE is set to indicate that no transmission is in progress, and the transmitter again tests XBRE to determine if the CPU has yet loaded the next character. The timing for a transmitted character is shown below.


TRANSMITTED CHARACTER TIMING

### 2.2.2 BREAK Transmission

The BREAK message is transmitted only if $\mathrm{XBRE}=1, \overline{\mathrm{CTS}}=0$, and BRKON $=1$. After transmission of the BREAK message begins, loading of the Transmit Buffer Register is inhibited and XOUT is reset. When BRKON is reset by the CPU, XOUT is set and normal operation continues. It is important to note that characters loaded into the Transmit Buffer Register are transmitted prior to the BREAK message, regardless of whether or not the character has been loaded into the Transmit Shift Register before BRKON is set. Any character to be transmitted subsequent to transmission of the BREAK message may not be loaded into the Tranismit Buffer Register until after BRKON is reset.

### 2.2.3 Transmission Termination

Whenever XSRE $=1$ and BRKON $=0$ the transmitter is idle, with XOUT set to one. If RTSON is reset at this time, the $\overline{\text { RTS }}$ device output will go inactive (HIGH), disabling further data transmission until RTSON is again set. $\overline{\mathrm{RTS}}$ will not go inactive, however, until any characters loaded into the Transmit Buffer Register prior to resetting RTSON are transmitted and BRKON $=0$.


FIGURE 5. TMS 9902 TRANSMITTER OPERATION

### 2.3.1 Receiver Initialization

Operation of the TMS 9902 receiver is diagrammed in Figure 6. The receiver is initialized whenever the CPU issues the RESET command. The RBRL (Receive Buffer Register Loaded) flag is reset to indicate that no character is currently in the Receive Buffer Register, and the RSBD (Receive Start Bit Detect) and RFBD (Receive Full Bit Detect) flags are reset. The receiver remains in the inactive state until a one to zero transition is detected on the RIN device input.

### 2.3.2 Start Bit Detection

The receiver delays a half bit time and again samples RIN to ensure that a valid start bit has been detected. If RIN = 0 after the half-bit delay, RSBD is set and data reception begins. If $\operatorname{RIN}=1$, no data reception occurs.

### 2.3.3 Data Reception

In addition to verifying the valid start bit, the half-bit delay after the one-to-zero transition also establishes the sample point for all subsequent data bits in a valid received character. Theoretically, the sample point is in the center of each bit cell, thus maximizing the limits of acceptable distortion of data cells. After the first full bit delay the least significant data bit is received and RFBD is set. The receiver continues to delay one-bit intervals and sample RIN until the selected number of bits are received. If parity is enabled, one additional bit is read for parity. After an additional bit delay, the received character is transferred to the Receive Buffer Register, RBRL is set, ROVER (Receive Overrun Error) and RPER (Receive Parity Error) are loaded with appropriate values, and RIN is tested for a valid stop bit. If RIN = 1, the stop bit is valid. RFER (Receive Framing Error), RSBD, and RFBD are reset, and the receiver waits for the next start bit to begin reception of the next character.

If RIN = 0 when the stop bit is sampled, RFER is set to indicate the occurrence of a framing error. RSBD and RFBD are reset, but sampling for the start bit of the next character does not begin until RIN $=1$. The timing for a received character is depicted below.



FIGURE 6. TMS 9902 RECEIVER OPERATION

### 2.4 INTERVAL TIMER OPERATION

A flowchart of the operation of the Interval Timer is shown in Figure 7. Execution of the RESET command by the CPU causes TIMELP (Timer Elapsed) and TIMERR (Timer Error) to reset and LDIR (Load Interval Register) to set. Resetting LDIR causes the contents of the Interval Register to be loaded into the Interval Timer, thus beginning the selected time interval. The timer is decremented every 64 internal clock cycles (every two internal clock cycles when in Test Mode) until it reaches zero, at which time the Interval Timer is reloaded by the Interval Register and TIMELP is set. If TIMELP was already set, TIMERR is set to indicate that TIMELP was not cleared by the CPU before the next time period elapsed. Each time LDIR is reset, the contents of the Interval Register are loaded into the Interval Timer, thus restarting the timer (refer also to Section 2.1.2.2).


FIGURE 7. TMS 9902 INTERVAL TIMER OPERATION


INTERVAL TIMER SELECTION

### 2.5 INTERRUPTS

The interrupt output ( $\overline{\mathrm{NT}}$ ) is active (LOW) when any of the following conditions occurs and the corresponding interrupt has been enabled on the TMS 9902 by the CPU:
(1) $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ changes levels ( $\mathrm{DSCH}=1$ );
(2) a character has been received and stored in the Receive Buffer Register (RBRL =1);
(3) the Transmit Buffer Register is empty (XBRE $=1$ ); or
(4) the selected time interval has elapsed (TIMELP = 1).


FIGURE B. INT OUTPUT GENERATION
Figure 8 illustrates the logical equivalent of the ACC interrupt section. Table 6 lists the actions necessary to clear those conditions of the TMS 9902 that cause interrupts.
table 6
TMS 9902 NTERRUPT CLEARING

| MNEMONIC | CAUSE | ACTION TO RESET |
| :---: | :---: | :---: |
| DSCINT | $\overline{\text { CTS }}$ or DSR change state | Write a bit to DSCENB (bit 21)* |
| RINT | Recieve Buffer Full | Write a bit to RIENB (bit 18)* |
| XINT | Transmit Buffer Register Empty | Load Transmit Buffer |
| TIMINT | Timer Elapsed | Write a bit to TIMENB (bit 20)* |

*Writing a zero to clear the interrupt will clear the interrupt and disable further internupts.

### 2.6 TMS 9902 TERMINAL ASSIGNMENTS AND FUNCTIONS

| SIGNATURE | PIN | 1/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| INT | 1 | 0 | Interrupt - when active (LOW), the $\overline{\operatorname{NT}}$ output indicates that at least one of the interrupt conditions has occurred. <br> TMS 9002 18-PIN PACKAGE |
| XOUT | 2 | 0 | Transmitter Serial Data Output line - XOUT, remains inactive (HIGH) when TMS 9902 is not transmitting. |
| RIN | 3 | 1 | Receiver Serial Data Input Line - RCV must be held in the inactive (HIGH) state when not receiving data. A transition from HIGH to LOW activates the receiver circuitry. |
| CRUIN | 4 | 0 | Serial data output pin from TMS 9902 to CRUIN input pin of the CPU. |
| $\overline{\mathrm{RTS}}$ | 5 | 0 | Request-to-Send output from TMS 9902 to modem. $\overline{\text { ITS }}$ is enabled by the CPU and remains active (LOW) during transmission from the TMS 9902. |
| $\overline{\text { CTS }}$ | 6 | 1 | Clear-to-Send input from modern to TMS 9902. $v_{\text {SS }}$ <br> 0 <br> 10 When active (LOW), it enables the transmitter section of TMS 9902. |
| $\overline{\text { DSR }}$ | 7 | 1 | Data Set Ready input from modern to TMS 9902. $\overline{\text { DSR }}$ generates an interrupt when it changes state. |
| CRUOUT | 8 | 1 | Serial data input line to TMS 9902 from CRUOUT line of the CPU. |
| VSS | 9 | 1 | Ground reference voltage. |
| S4 (LSB) | 10 | 1 | Address Select Lines. The data bit being accessed by the CPU interface is specified by the 5-bit code |
| S3 | 11 | 1 | appearing on S0-S4. |
| S2 | 12 | , |  |
| S1 | 13 | 1 |  |
| So | 14 | 1 |  |
| CRUCLK | 15 | 1 | CRU Clock. When active (HIGH), indicates valid data on the CRUOUT line for the 9902. |
| $\bar{\phi}$ | 16 | 1 | TTL Clock. |
| $\overline{C E}$ | 17 | 1 | Chip Enable - when $\overline{C E}$ is inactive (HIGH), TMS 9902 CRU interface is disabled. CRUIN remains at high-impedance when $\overline{C E}$ is inactive (HIGH). |
| $v_{\text {cc }}$ | 18 | 1 | Supply voltage ( +5 V nominal). |

## 3. DEVICE APPLICATION

This section describes the software interface between the CPU and the TMS 9902 ACC and discusses some of the design considerations in the use of this device for asynchronous communications applications.

### 3.1 DEVICE INITIALIZATION

The ACC is initialized by the RESET command from the CPU (output bit 31), followed by loading the Control, Interval, Receive Data Rate, and Transmit Data Rate registers. Assume that the value to be loaded into the CRU Base Register (register 12) in order to point to bit 0 is 004016 . In this application characters have seven bits of data plus even parity and one stop bit. The $\bar{\phi}$ input to the $A C C$ is a 3 MHz signal. The $A C C$ divides this signal frequency by three to generate an internal clock frequency of 1 MHz . An interrupt is generated by the Interval Timer every 1.6 milliseconds when timer interrupts are enabled. The transmitter operates at a data rate of 300 bits per second, and the receiver operates at 1200 bits per second.

## NOTE

To operate both the transmitter and receiver at 300 bits per second, delete the "LDCR @RDR, 11 " instruction (see below), and the "LDCR @XDR, 12" instruction will cause both data rate registers to be loaded and LRDR and LXDR to reset.

### 3.1.1 Initialization Program

The initialization program for the configuration described above is shown below. The RESET command disables all interrupts, initializes all controllers, and sets the four register load control flags (LDCTRL, LDIR, LRDR, and LXDR). Loading the last bit of each of the registers causes the load control flag to reset automatically.

| LI | R12,>40 | INITIALIZE CRU BASE |
| :--- | :--- | :--- |
| SBO | 31 | RESET COMMAND |
| LDCR | @ CNTRL,8 | LOAD CONTROL AND RESET LDCTRL |
| LDCR | @ INTVL,8 | LOAD INTERVAL AND RESET LDIR |
| LDCR | @ RDR,11 | LOAD RDR AND RESET LRDR |
| LDCR | @ XDR,12 | LOAD XDR AND RESET LXDR |


| CNTRL | BYTE | $>$ A2 |
| :--- | :--- | :--- |
| INTVL | BYTE | $1600 / 64$ |
| RDR | DATA | $>1 A 1$ |
| XDR | DATA | $>4 D 0$ |

The RESET command initializes all subcontrollers, disables interrupts, and sets LDCTRL, LDIR, LRDR, and LXDR, enabling loading of the control register.

The options listed in Table 3 in Section 2.1.2.1 are selected by loading the value shown below.


### 3.1.3 Interval Register

To set up the interval register to generate an interrupt every 1.6 milliseconds, load the value into the interval register to specity the number of 64 -microsecond increments in the total interval desired.


### 3.1.4 Receive Data Rate Register

To set the data rate for the receiver to 1200 bits per second, load the value into the Receive Data Rate register as shown below:


$$
10^{6} \div 1 \div 417 \div 2=1199.04 \text { BITS PER SECOND }
$$

### 3.1.5 Transmit Data Rate Register

To program the data rate for the transmitter for 300 bits per second, load the following value into the Transmit Data Rate register:

$1 \times 10^{6} \div 8 \div 208 \div 2=300.48$ BITS PER SECOND

### 3.2 DATA TRANSMISSION

The subroutine shown below demonstrates a simple loop for transmitting a block of data.

|  | LI | RO, LISTAD | INITIALIZE LIST POINTER |
| :--- | :--- | :--- | :--- |
|  | LI | R1, COUNT | INITIALIZE BLOCK COUNT |
|  | LI | R12, CRUBAS | INITIALIZE CRU BASE |
|  | SBO | 16 | TURN ON TRANSMITTER |
| XMTLP | TB | 22 | WAIT FOR XBRE = 1 |
|  | JNE | XMTLP |  |
|  | LDCR | *R0+,8 | LOAD CHARACTER INCREMENT POINTER |
|  |  |  | RESET XBRE |
|  | DEC | R1 | DECREMENT COUNT |
|  | JNE | XMTLP | LOOP IF NOT COMPLETE |
|  | SBZ | 16 | TURN OFF TRANSMITTER |

After initializing the list pointer, block count, and CRU base address, RTSON is set to cause the transmitter and the $\overline{\text { RTS }}$ output to become active. Data transmission does not begin, however, until the CTS input becomes active. After the final character is loaded into the Transmit Buffer register, RTSON is reset. The transmitter and the $\overline{\mathrm{RTS}}$ output do not become inactive until the final character is transmitted.

### 3.3 DATA RECEPTION

The following software will cause a block of data to be received and stored in memory.

| CARRET | BYTE | POD |  |
| :--- | :--- | :--- | :--- |
| RCVBLK | LI | R2, RCVLST | INITIALIZE LIST COUNT |
|  | LI | R3, MXRCNT | INITILIZE MAX COUNT |
|  | LI | R4, CARRET | SET UP END OF BLOCK CHARACTER |
| RCVLP | TB | 21 | WAIT FOR RBRL = 1 |
|  | JNE | RCVLP |  |
|  | STCR | *R2,8 | STORE CHARACTER |
|  | SBZ | 18 | RESET RBRL |
|  | DEC | R3 | DECREMENT COUNT |
|  | JEQ | RCVEND | END IF COUNT = 0 |
|  | CB | *R2+,R4 | COMPARE TO EOB CHARACTER, INCREMENT |
|  |  |  | POINTER |
| RCVEND | RT | RCVLP | LOOP IF NOTCOMPLETE |
|  |  |  | END OF SUBROUTINE |

### 3.4 REGISTER LOADING AFTER INITIALIZATION

The Control, Interval, and Data Rate registers may be reloaded atter initialization. For example, it may be desirable to change the interval of the timer. Assume that the interval is to be changed to 10.24 milliseconds; the instruction sequence is:

| SBO | 13 | SET LOAD CONTROL FLAG |
| :--- | :--- | :--- |
| LDCR | @ INTVL2,8 | LOAD REGISTER, RESET FLAG |

INTVL2 BYTE 10240/64

When transmitter interrupts are enabled, caution should be exercised to ensure that a transmitter interrupt does not occur while the load control flag is set. For example, if a transmitter interrupt occurs between execution of the "SBO 13" and the next instruction, the transmit buffer is not enabled for loading when the Transmitter Interrupt service routine is entered because the LDIR flag is set. This situation may be avoided by the following sequence:
BLWP @ITVCHG CALL SUBROUTINE

| ITVCPC | LIMI | 0 | MASK ALL INTERRUPTS |
| :--- | :--- | :--- | :--- |
|  | MOV | $@ 24(R 13)$, R12 | LOAD CRU BASE ADDRESS |
|  | SBO | 13 | SET FLAG |
|  | LDCR | @ INTVL2,8 | LOAD REGISTER AND RESET FLAG |
|  | RTWP |  | RESTORE MASK AND RETURN |

ITVCHG DATA ACCWP, ITVCPC
INTVL2 BYTE 10240/64
In this case all interrupts are masked, ensuring that all interrupts are disabled while the load control flag is set.

### 3.5 INTERFACE TO A DATA TERMINAL

Following is a discussion of the TMS 9902 interface to a TI Model 733 data terminal as implemented on the TM 990/100M microcomputer module. Figure 9 diagrams the hardware interface, and Table 7 lists the software interface. The 733 data terminal is an ASCII-code, serial, asynchronous, EIA device equipped with a keyboard, thermal printer, and digital cassette tape.

### 3.5.1 Hardware Interface

The hardware interface between the TMS 9902 and the 733 data terminal is shown in Figure 9. The asynchronous communication conforms to EIA Standard RS-232-C. The 75188 and 75189 performs the necessary level shifting between TTL levels and RS-232-C levels. The ACC chip enable (9902SEL) signal comes from decode circuitry which looks at A0-A9 on CRU cycles. The interrupt output (INT) of the TMS 9902 is sent to the TMS 9901 for prioritization and encoding. When the 9902 is communicating with a terminal, the $\overline{R T S}$ pin can be connected to the $\overline{C T S}$ pin because the terminal will always be in the clear-to-send ( $\overline{\mathrm{CTS}}$ ) condition.

### 3.5.2 Software

The software required to initialize, read from, and write to the TMS 9902 ACC is listed in Table 7. These routines are taken directly from TIBUG (TM 990/402-1) which is the monitor that runs on the TM 990/100M boards. The coding shown is part of a routine entered because of a power-up reset. Before this section of code was entered, not shown, R12 is set to the correct value of the TMS 9902 CRU base address. The baud rate is detected by measuring the start bit length when an " A " is entered via the keyboard. The variable COUNT is incremented every time the SPLOOP loop is executed. When a zero is seen at 9902 bit 15 (RIN) the start bits are finished being received. The value of COUNT is then compared against a table of known values in TABLE to determine the baud rate.

TIBUG assumes that all 1200-baud data terminals are TI Model 733 data terminals. The TI Model 733 communicates at 1200 baud, but prints at 300 baud; this means that bits travel the communications line at 1200 baud, but the spacing between characters is 300 baud. A wait loop is included in the write character routine to handle this spacing requirement. The TIBUG T command is used to indicate that a 1200 baud terminal is true 1200 baud; i.e., not a TI733.

This code is taken from the middle of TIBUG; thus constructs and symbols are used which are not defned here. Lines 261 and 262 of the code contain XOP calls. The READ opcode is really a call to XOP 13 and the MESG opcode is a call to XOP 14, which in turn calls XOP 12. This can be figured out if the assembled code for these opcodes is examined. Following is a list of EQU statements that appear at the beginning of TIBUG, but are not shown here:

| COUNT | EQU | 3 |
| :--- | :--- | ---: |
| POINT | EQU | 7 |
| LINK | EQU | 11 |
| CRUBAS | EQU | 12 |

Once again, these values could easily be obtained by looking at the assembled code for the statement in which the symbol is used.


FIGURE 9. INTERFACE TO A 733 DATA TERMINAL

TABLE 7

TIRIJO
＊＊＊CCMMAND SEARCH ANII SYSTEM INZ＊＊＊

|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0232 |  |  | ＊INITIALIZE TMEO\％OL FOF： |  |  | ＊BAlM RATE |  |  |  |
| 0 93 |  |  | ＊INITIALI2E TME®902 FORt |  |  | ＊ 7 EITS／CHARACTEF |  |  |  |
| 0234 |  |  | ＊ |  |  | ＊EVEN FAFIT |  |  |  |
| 0 O |  |  | ＊ |  |  | ＊ 2 SThF EITS |  |  |  |
| 023 |  |  | ＊ |  |  | ＊FTLLED OFEFATIUN |  |  |  |
| Oこ37 |  |  | ＊ |  |  |  |  |  |  |
| Oこう | OSE． | 1 LIJF |  | 840 | 21 | HESET TMEOOQ ВАKา |  |  |  |
| 0239 | 0160 | 3220 |  | LIICR | CR， 3 | INITIALIZE TMEOOZ LUNTFILL |  |  | REI |
|  | 0162 | O1A4＊ |  |  |  |  |  |  |  |
| 0240 | 0164 | 1 EOL |  | GEZ | 13 | LIO NOT INT INTERVAL FESI |  |  |  |
| 0241 | 0166 | 0403 |  | ELR | GIMNT | RESET LOUP GONT |  |  |  |
| 0242 | 0168 | 1 FOF | TSTSF | TE | 15 | GFACE？ |  |  |  |
| 0243 | O16A | 13FE |  | IEG | TSTEP | NO，ILIMP BAICK |  |  |  |
| 0244 | 0180 | 0.883 | GFLOMP | INC： | COUNT | TIME THE EIART EIT |  |  |  |
| 0245 | O1SE | 1 FOF |  | TB | 15 | FAILL GUlT IN A MAtik： |  |  |  |
| 0246 | 0170 | 16.50 |  | INE | SFLCOF |  |  |  |  |  |
| 0.247 |  |  | ＊ |  |  |  |  |  |  |
| 0248 |  |  | ＊table seafch for ealud rate |  |  |  |  |  |  |
| 0249 |  |  | ＊ |  |  |  |  |  |  |
| 0250 | 0172 | 0207 |  | LI | POINT，TAELE | SET FGINTER TO TAELE |  |  |  |
|  | 0174 | 0194＇ |  |  |  |  |  |  |  |
| 0251 | 0176 | 8 LCO | BLLCOP | C： | CGUNT，\＃POINT＋ | ＋MATEH\％ |  |  |  |
| 0252 | 0178 | 1202 |  | －1．E | MATCH | YES，SET BAllD RATE |  |  |  |
| 0253 | 017A | 05C7 |  | INCT | FOINT | NO，LIFLIATE FGINTEF |  |  |  |
| 0254 | 017C | 10F\％ |  | ．MMF | EDLDOP |  |  |  |  |
| 0255 |  | O17E | MATCH | EQU | \＄ | INT．REC．／XMT．［IATA FIATE |  |  |  |
| 0256 | 017E | 3317 |  | LIITR | ＊FGINT， 12 |  |  |  |  |  |
| 0257 | 0180 | ¢107 |  | MOV | ＊POINT，PEINT |  |  |  |  |
| 0258 | 0182 | 0287 |  | CI | FGINT， O 1 AO | 1200 bajug ？ |  |  |  |
|  | 0184 | O1AO |  |  |  |  |  |  |  |
| 0259 | 0186 | 1602 |  | ．JNE | EANNER | LEAVE ASF FLAG alcine |  |  |  |
| 0260 | 0188 | 0720 |  | SETO | easR | SET 733AS | R FLAİ |  |  |
|  | 018A | FFF4 |  |  |  |  |  |  |  |
| 0261 | 018C | 2F45 | BANNER | REAI | CHAR | PRINT LOO ON MEGEATE |  |  |  |
| 0262 | 018E | 2 FAO |  | MESO | elition |  |  |  |  |  |
|  | 0190 | 022 ${ }^{\prime}$ |  |  |  |  |  |  |  |
| 0263 | 0192 | 10 DC |  | JMF＇ | IMMONT | TG TGIF OF MONITGR |  |  |  |
| 0264 | 0194 | 0040 | TABI＿E | DATA | ＞40， 200 | 2400 BAIIL |  |  |  |
|  | 0196 | 60DO |  |  |  | 1200 BAULI |  |  |  |
| 0265 | 0198 | 0070 |  | DATA | ＞70，＞1AO |  |  |  |  |  |
|  | 019A | O1AO |  |  |  |  |  |  |  |
| 0266 | 019C | 0200 |  | LIATA | 2200， 2400 | 300 EAUD |  |  |  |
|  | 019E | 0400 |  |  |  |  |  |  |  |  |
| 0267 | olao | 0400 |  | DATA | 7400， 3635 | 110 BAUD |  |  |  |
|  | O1A2 | 06：33 |  |  |  |  |  |  |  |  |
| 0268 | 0144 | 6.2 | CR | BYTE | $>8.2$ |  |  |  |  |

*** WRITE GHAFAITER \#**


## 4. TMS 9902 ELECTRICAL SPECIFICATIONS

### 4.1 Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted)*

| Supply voltage, VCC | -0.3 V to 10 V |
| :---: | :---: |
| All inputs and output voltages | -0.3V to 10 V |
| Continuous power dissipation | 0.55 W |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 4.2 Recommended Operating Conditions *

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5.0 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  | $v$ |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  | $\mathrm{V}_{\text {cc }}$ | V |
| Low-level input voltage. $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}-3$ |  | 0.8 | V |
| Operating free-air temperature, $T_{\text {A }}$ | 0 |  | 70 | ${ }^{\text {c }}$ |

### 4.3 Electrical Characteristics Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted)*

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High level output voltage | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ | 2.4 | $V_{\text {cc }}$ | V |
|  |  | $1 \mathrm{IOH}^{\prime}=-200 \mu \mathrm{~A}$ | 2.2 | Vcc | V |
| VOL | Low level output voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ | VSS | 0.4 | V |
| 1 | Input current (any input) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC(av) | Average supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{t}_{\mathrm{c}}(\phi)=330 \mathrm{~ns}, \quad \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 100 | mA |
| $\mathrm{C}_{i}$ | Small signal input capacitance, any input | $f=1 \mathrm{MHz}$ |  | 15 | pF |

### 4.4 Timing Requirements Over Full Range of Operating Conditions

| PARAMETER |  | Min | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathbf{c}}(\phi)$ | Clock cycle time | 300 | 333 | 667 | ns |
| $\mathrm{t}_{\mathrm{r}}(\phi)$ | Clock rise time | 5 |  | 40 | ns |
| ${ }^{1}(\underline{\text { ( }}$ ) | Clock fall time | 10 |  | 40 | ns |
|  | Clock pulse width (high level) | 225 |  |  | ns |
| ${ }_{\text {I }} \mathbf{w}$ ( $\phi$ L) | Clock puise width (low level) | 45 |  |  | ns |
| $\mathrm{I}_{\mathrm{w}}(\mathrm{CC})$ | CRUCLK pulse width | 100 | 185 |  | ns |
| $t_{\text {su1 }}$ | Setup time for $\overline{\mathrm{C} E}$ before CRUCLK | 150 |  |  | ns |
| ${ }^{\text {s su2 }}$ | Setup time for SO-S4, or CRUOUT before CRUCLK | 180 |  |  | ns |
| th | Hold time for $\overline{\mathrm{CE}} . \mathrm{SO}$-S4, or CRUOUT after CRUCLK | 60 |  |  | ns |

*NOTE: All voltage values are referenced to $V_{S S}$.

### 4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions

|  | PARAMETER | TEST COMDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd 1 | Propagation delay, $\overline{\text { CEE }}$ to valid CRUIN | $\mathrm{CL}=100 \mathrm{pF}$ |  |  | 300 | ns |
| 'pd2 | Propagation delay, SO-S4 to valid CRUUIN | $C L=100 \mathrm{pF}$ |  |  | 320 | ns |



SWITCHING CHARACTERISTICS
NOTE: ALL SWITCHING TIMES ARE ASSUMED TO BE AT $10 \%$ OR $90 \%$ VALUES.


INPUT AND OUTPUT EQUIVALENTS

## 5. MECHANICAL SPECIFICATIONS

TMS 9902 NL
18 pin plastic packages


NOTES: A. Emch pin centerine is lacated within $0.01010,261 \mathrm{Df}$ its true hongitudinal position
. All linear dimensions are in inches and perenthetically in millimeters. Inch dimensions govern.

TMS 9902 JL
18-pin ceramic packages with side-brazed leads and metal or epoxy or glass lid seal


NOTES: A. Each pin centerline is located within $0.010(0,26)$ of its true longitudinal position.
B. All linear dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.

The Engineering Staff of
TEXAS INSTRUMENTS INCORPORATED Semiconductor Group


NOVEMBER 1977

## TABLE OF CONTENTS

1. INTRODUCTION
1.1 Description ..... 1
1.2 Key Features ..... 1
1.3 TMS 9980A/TMS 9981 Differences ..... 1
2. ARCHITECTURE
2.1 Registers and Memory ..... 3
2.2 Interrupts ..... 6
2.3 Input/Output ..... 7
2.4 Single-Bit CRU Operations ..... 7
2.5 Multiple-Bit CRU Operations ..... 8
2.6 External Instructions ..... 9
2.7 Non-Maskable Interrupts. ..... 11
2.7.1 LOAD Function ..... 11
2.7.2 RESET ..... 11
2.8 TMS 9980A Pin Description ..... 13
2.9 TMS 9981 Pin Description ..... 15
2.10 Timing ..... 16
2.10.1 Memory. ..... 16
2.10.2 HOLD. ..... 19
2.10.3 CRU ..... 19
2.10.4 Interrupt Code (ICO-IC2) ..... 19
3. TMS 9980A/TMS 9981 INSTRUCTION SET
3.1 Definition ..... 23
3.2 Addressing Modes ..... 23
3.2.1 Workspace Register Addressing R ..... 23
3.2.2 Workspace Register Indirect Addressing *R ..... 23
3.2.3 Workspace Register Indirect Auto Increment Addressing *R+ ..... 23
3.2.4 Symbolic (Direct) Addressing @ LABEL ..... 24
3.2.5 Indexed Addressing @ TABLE (R) ..... 24
3.2.6 Immediate Addressing ..... 24
3.2.7 Program Counter Relative Addressing ..... 24
3.2.8 CRU Relative Addressing ..... 24
3.3 Terms and Definitions ..... 25
3.4 Status Register ..... 25
3.5 Instructions ..... 26
3.5.1 Dual Operand Instructions with Multiple Addressing Modes for Source and Destination Operand ..... 26
3.5.2 Dual Operand Instructions with Multiple Addressing Modes for the Source Operand and Workspace Register Addressing for the Destination ..... 27
3.5.3 Extended Operation (XOP) Instruction ..... 28
3.5.4 Single Operand Instructions. ..... 28
3.5.5 CRU Multiple-Bit Instructions ..... 29
3.5.6 CRU Single-Bit Instructions. ..... 29
3.5.7 Jump Instructions ..... 29
3.5.8 Shift Instructions ..... 30
3.5.9 Immediate Register Instructions. ..... 30
3.5.10 Internal Register Instruction ..... 31
3.5.11 Internal Register Store Instructions ..... 31
3.5.12 Return Workspace Pointer (RTWP) Instruction ..... 31
3.5.13 External Instructions ..... 31
3.6 TMS 9980A/TMS 9981 Instruction Execution Times ..... 32
4. TMS 9980A/TMS 9981 ELECTRICAL AND MECHANICAL SPECIFICATIONS
4.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range ..... 35
4.2 Recommended Operating Conditions ..... 35
4.3 Electrical Characteristics Over Full Range of Recommended Operating Conditions ..... 35
4.4 Clock Characteristics ..... 36
4.4.1 Internal Clock Option ..... 36
4.4.2 External Clock Option ..... 36
4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions ..... 37
5. THE PROTOTYPING SYSTEM
5.1 Hardware ..... 38
5.2 System Console ..... 38
5.3 Software ..... 38
5.4 Options ..... 39
6. SUPPORT CIRCUITS ..... 40
7. SYSTEM DESIGN EXAMPLES ..... 40
8. MECHANICAL DATA
8.1 TMS 9980A/TMS 9981 - 40-Pin Ceramic Package ..... 42
8.2 TMS 9980A/TMS 9981 - 40-Pin Plastic Package ..... 42
LIST OF ILLUSTRATIONS
Figure 1 Architecture ..... 2
Figure 2 Memory Map ..... 4
Figure 3 TMS 9980A/TMS 9981 Interrupt Interface ..... 7
Figure 4 TMS 9980A/TMS 9981 Single-Bit CRU Address Development ..... 8
Figure 5 TMS 9980A/TMS 9981 LDCR/STCR Data Transfers ..... 9
Figure 6 TMS 9980A/TMS 9981 16-Bit Input/Output Interface ..... 10
Figure 7 External Instruction Decode Logic ..... 11
Figure 8 TMS 9980A/TMS 9981 CPU Flow Chart ..... 12
Figure 9a TMS 9980A/TMS 9981 Memory Bus Timing (No Wait States) ..... 17
Figure 9b TMS 9980A/TMS 9981 Memory Bus Timing (One Wait State) ..... 18
Figure 10 TMS 9980A/TMS 9981 HOLD Timing ..... 20
Figure 11 TMS 9980A/TMS 9981 CRU Interface Timing ..... 21
Figure 12 Interrupt Code Timing ..... 22
Figure 13 Crystal Oscilator Circuit ..... 36
Figure 14 External Signal Timing Diagram ..... 37
Figure 15 Minimum TMS 9981 System ..... 41
Figure 16 Maximum TMS 9980A/TMS 9981 System ..... 41
LIST OF TABLES
Table 1 Interrupt Level Data ..... 6
Table 2 TMS 9980A Pin Assignments and Functions. ..... 13
Table 3 TMS 9981 Pin Assignments and Functions ..... 15
Table 4 Instruction Execution Times ..... 33

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9980A/TMS 9981 is a software-compatible member of TI's 9900 family of microprocessors. Designed to minimize the system cost for smaller systems, the TMS 9980A/TMS 9981 is a single-chip 16 -bit central processing unit (CPU) which has an 8 -bit data bus, on-chip clock, and is packaged in a 40 -pin package (see Figure 1). The instruction set of the TMS 9980A/TMS 9981 includes the capabilities offered by full minicomputers and is exactly the same as the 9900 's. The unique memory-to-memory architecture features multiple register files, resident in memory, which allow faster response to interrupts and increased programming flexibility. The separate bus structure simplifies the system design effort. Texas Instruments provides a compatible set of MOS and TTL memory and logic function circuits to be used with a TMS 9980A/TMS 9981 system.

### 1.2 KEY FEATURES

- 16-Bit Instruction Word
- Full Minicomputer Instruction Set Capability Including Multiply and Divide
- Up to 16,384 Bytes of Memory
- 8-Bit Memory Data Bus
- Advanced Memory-to-Memory Architecture
- Separate Memory, I/O, and Interrupt-Bus Structures
- 16 General Registers
- 4 Prioritized Interrupts
- Programmed and DMA I/O Capability
- On-Chip 4-Phase Clock Generator
- 40-Pin Package
- N-Channel Silicon-Gate Technology


### 1.3 TMS 9980A/TMS 9981 DIFFERENCES

The TMS 9980A and the TMS 9981 although very similar, have several differences which user should be aware.

1. The TMS 9980A requires a $V_{B B}$ supply (pin 21) while the TMS 9981 has an internal charge pump to generate $V_{B B}$ from $V_{C C}$ and $V_{D D}$.
2. The TMS 9981 has an optional on-chip crystal oscillator in addition to the external clock mode of the TMS 9980A.
3. The pin-outs are not compatible for DO-D7, INTO-INT2, and $\bar{\phi} 3$.


FIGURE 1 - ARCHITECTURE

## 2. ARCHITECTURE

The memory for the TMS 9980A/TMS 9981 is addressable in 8 -bit bytes. A word is defined as 16 bits or 2 consecutive bytes in memory. The words are restricted to be on even address boundaries, i.e., the most-significant half ( 8 bits) resides at even address and the least-significant half resides at the subsequent odd address. A byte can reside at even or odd address. The word and byte formats are shown below.


### 2.1 REGISTERS AND MEMORY

The TMS 9980A/TMS 9981 employs an advanced memory-to-memory architecture. Blocks of memory designated as workspace replace internal hardware registers with program-data registers. The TMS 9980A/TMS 9981 memory map is shown in Figure 2. The first two words (4 bytes) are used for RESET trap vector. Addresses 000416 through 001316 are used for interrupt vectors. Addresses 0040 through 007 F are used for the extended operation (XOP) instruction trap vectors. The last four bytes at address $3 F F C_{16}$ to $3 F F F$ are used for trap vector for the LOAD function.

The remaining memory is available for programs, data, and workspace registers. If desired, any of the special areas may also be used as general memory.

Three internal registers are accessible to the user. The program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The status register (ST) contains the present state of the processor and will be further defined in Section 3.4. The workspace pointer (WP) contains the address of the first word in the currently active set of workspace registers.


FIGURE 2 - MEMORY MAP

A workspace-register file occupies 16 contiguous memory words in the general memory area. Each workspace register may hold data or addresses and function as operand registers, accumulators, address registers, or index registers. During instruction execution, the processor addresses any register in the workspace by adding the register number to the contents of the workspace pointer and initiating a memory request for the word. The relationship between the workspace pointer and its corresponding workspace is shown below.


The workspace concept is particularly valuable during operations that require a context switch, which is a change from one program environment to another (as in the case of an interrupt or call to a subroutine). Such an operation, using a conventional multi-register arrangement, requires that at least part of the contents of the register file be stored and reloaded. A memory cycle is required to store or fetch each word. By exchanging the program counter, status register, and workspace pointer, the TMS 9980A/TMS 9981 accomplishes a complete context switch with only six store cycles and six fetch cycles. After the switch the workspace pointer contains the starting address of a new 16 -word workspace in memory for use in the new routine. A corresponding time saving occurs when the original context is restored. Instructions in the TMS 9980A/TMS 9981 that result in a context switch include:

1. Branch and Load Workspace Pointer (BLWP)
2. Return from Subroutine (RTWP)
3. Extended Operation (XOP)

Device interrupts, $\overline{\operatorname{RESET}}$, and $\overline{\mathrm{LOAD}}$ also cause a context switch by forcing the processor to trap to a service subroutine:

The architecture of the 9900 family allows vectoring of 16 interrupts. These interrupts are assigned levels from 0 to 15 . The interrupt at level 0 has the highest priority and the interrupt at level 15 has the lowest priority. The TMS 9900 implements all 16 interrupt levels. The TMS 9980A/TMS 9981 implements only 5 levels (level 0 and levels 1 through 4). Level 0 is reserved for $\overline{\text { EESET }}$ function.

Levels 1 through 4 may be used for external devices. The external levels may also be shared by several device interrupts, depending upon system requirements. The TMS 9980A/TMS 9981 continuously compares the interrupt code (IC0 through IC2) with the interrupt mask contained in status-register bits 12 through 15 . When the level of the pending interrupt is less than or equal to the enabling mask level (higher or equal priority interrupt), the processor recognizes the interrupt and initiates a context switch following completion of the currently executing instruction. The processor fetches the new context WP and PC from the interrupt vector locations. Then, the previous context WP, PC, and ST are stored in workspace registers 13, 14, and 15 , respectively, of the new workspace. The TMS 9980A/TMS 9981 then forces the interrupt mask to a value that is one less than the level of the interrupt being serviced. This allows only interrupts of higher priority to interrupt a service routine. The processor also inhibits interrupts until the first instruction of the service routine has been executed to allow modification of interrupt mask if needed (to mask out certain interrupts). All interrupt requests should remain active until recognized by the processor in the device-service routine. The individual service routines must reset the interrupt requests before the routine is complete. The interrupt code (ICO-IC2) may change asynchronously with in the constraints specified in Section 2.10.4.

If a higher priority interrupt occurs, a second context switch occurs to service the higher-priority interrupt. When that routine is complete, a return instruction (RTWP) restores the first service routine parameters to the processor to complete processing of the lower-priority interrupt. All interrupt subroutines should terminate with the return instruction to restore original program parameters. The interrupt-vector locations, device assignment, enabling mask value and the interrupt code are shown in Table 1.

TABLE 1
INTERRUPT LEVEL DATA

| INTERRUPT CODE (1CO-IC2) | FUNCTION | VECTOR LOCATION (MEMORY ADDRESS IN HEXI | DEVICE ASSIGNMENT | INTERRUPT MASK VALUES TO ENABLE (ST12 THROUGH ST15) |
| :---: | :---: | :---: | :---: | :---: |
| 110 | Level 4 | 0010 | External Device | 4 Through $F$ |
| 101 | Level 3 | 000 C | External Device | 3 Through F |
| 100 | Level 2 | 0008 | External Device | 2 Through F |
| $\begin{array}{lll}0 & 1 & 1\end{array}$ | Level 1 | 0004 | External Device | 1 Through F |
| 0001 | Reset | 0000 | Reset Stimulus | Don't Care |
| 010 | Load | 3 FFC | Load Stimulus | Don't Care |
| 00.0 | Reset | 0000 | Reset Stimulus | Don't Care |
| 111 | No-Op | ..... | ----- | ----- |

Note that $\overline{R E S E T}$ and $\overline{\text { LOAD }}$ functions are also encoded on the interrupt code input lines. Figure 3 illustrates some of the possible configurations. To realize $\overline{\operatorname{RESET}}$ and one interrupt no external component is needed. If $\overline{\mathrm{LOAD}}$ is also needed, a three input AND gate is wired as shown. If the system requires more than one interrupt, a single SN74148 (TIM 9907) is required.


FIGURE 3 - TMS 9980A/TMS 9981 INTERRUPT INTERFACE

### 2.3 INPUT/OUTPUT

The TMS 9980A/TMS 9981 utilizes a versatile direct command-driven I/O interface designated as the communicationsregister unit (CRU). The CRU provides up to 2,048 directly addressable output bits. Both input and output bits can be addressed individually or in fields of from 1 to 16 bits. The TMS 9980A/TMS 9981 employs CRUIN, CRUCLK, and A13 (for CRUOUT) and 11 bits (A2-A12) of the address bus to interface with the CRU system. The processor instructions that drive the CRU interface can set, reset, or test any bit in the CRU array or move between memory and CRU data fields.

### 2.4 SINGLE-BIT CRU OPERATIONS

The TMS 9980A/TMS 9981 performs three single-bit CRU functions: test bit (TB), set bit to one (SBO), and set bit to zero (SBZ). To identify the bit to be operated upon, the TMS 9980A/TMS 9981 develops a CRU-bit address and places it on the address bus, A2 to A12.

For the two output operations (SBO and SBZ), the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device and places bit 7 of the instruction word on the A13 line to accomplish the specified
operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (EQUAL).

The TMS 9980A/TMS 9981 develops a CRU-bit address for the single-bit operations from the CRU-base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The base address from W12 is added to the signed displacement specified in the instruction and the result is loaded into the address bus. Figure 4 illustrates the development of a single-bit CRU address.


DON'T CARE


FIGURE 4 - TMS 9980A/TMS 9981 SINGLE-BIT CRU ADDRESS DEVELOPMENT

### 2.5 MULTIPLE-BIT CRU OPERATIONS

The TMS 9980A/TMS 9981 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 5. Although the figure illustrates a full 16 -bit transfer operation, any number of bits from 1 through 16 may be involved. The LDCR instruction fetches a word from memory and right-shifts it to serialiy transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits; that is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest addressed bit in the CRU field.

An STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero.

When the input from the CRU device is complete, the first bit from the CRU is the least-significant-bit position in the memory word or byte.


FIGURE 5 - TMS 9980ATMS 9981 LDCR/STCR DATA TRANSFERS

Figure 6 illustrates how to implement a 16 -bit input and a 16 -bit output register in the CRU interface. CRU addresses are decoded as needed to implement up to 128 such 16 -bit interface registers. In system application, however, only the exact number of interface bits needed to interface specific peripheral devices are implemented. It is not necessary to have a 16 -bit interface register to interface an 8 -bit device.

EXTERNAL INSTRUCTIONS

The TMS 9980A/TMS 9981 has five external instructions that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 990 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. IDLE also causes the TMS 9980A/TMS 9981 to enter the idle state and remain until an interrupt, RESET, or LOAD occurs. When any of these five instructions are executed by the TMS 9980A/TMS 9981, a unique 3 -bit code appears on the address bus, bits A13. AO, and A1, along with a CRUCLK pulse. When the TMS 9980A/TMS 9981 is in an idfe state, the 3-bit code and CRUCLK pulses occur repeatedly until the idle state is terminated. The codes are:

| EXTERNAL INSTRUCTION | A13 | AO | A1 |
| :---: | :---: | :---: | :---: |
| LREX | H | $H$ | $H$ |
| CKOF | $H$ | $H$ | L |
| CKON | $H$ | L | $H$ |
| RSET | L | $H$ | $H$ |
| IDLE | L | $H$ | L |
| CRU INSTRUCTIONS | H/L | L | L |



FIGURE 6 - TMS 9980A/9981 16-BIT INPUT/OUTPUT INTERFACE

Note that during external instructions bits (A2-A12) of the address bus may have any of the possible binary patterns. Since these bits (A2.A12) are used as CRU addresses, CRUCLK to the CRU must be gated with a decode of 0 on A0 and $A 1$ to avoid erroneous strobe to CRU bits during external instruction execution.

Figure 7 illustrates typical external decode logic to implement these instructions. Note CRUCLK to the CRU is inhibited during external instructions.


FIGURE 7 - EXTERNAL INSTRUCTION DECODE LOGIC

### 2.7 NON-MASKABLE INTERRUPTS

### 2.7.1 LOAD Function

The LOAD stimulus is an unmaskable interrupt that allows cold-start ROM ioaders and front panels to be implemented for the TMS 9980A/TMS 9981. When the TMS 9980A/TMS 9981 decodes LOAD on ICO-IC2 lines, it initiates an interrupt sequence immediately following the instruction being executed. Memory location 3FFC is used to obtain the vector (WP and PC). The old PC, WP, and ST are loaded into the new workspace and the interrupt mask is set to 0000. Then the program execution resumes using the new PC and WP. Recognition of LOAD by the processor will also terminate the idle condition. External stimulus for LOAD must be held active (on ICO-IC2) for one instruction period by using IAO signal.

### 2.7.2 RESET

When the TMS 9980A/TMS 9981 recognizes a RESET on ICO-IC2, it resets and inhibits $\overline{W E}$ and CRUCLK. Upon removal of the RESET code, the TMS 9980A/TMS 9981 initiates a level-zero interrupt sequence that acquires WP and PC from location 0000 and 0002, sets all status register bits to zero and starts execution. Recognition of RESET by the processor will also terminate an idle state. External stimulus for RESET must be held active for a minimum of three clock cycles.


FIGURE 8 - TMS $\operatorname{seg} 0 \mathrm{~A}$ TMAS 9081 CPU FLOW CHART

Table 2 defines the TMS 9980A pin assignments and describes the function of each pin.

TABLE 2
TMS 9980A PIN ASSIGNMENTS AND FUNCTIONS


| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MEMEN | 40 | OUT | Memory enable. When active (low), MEMEN indicates that the address bus contains a memory address. When HOLDA is active, MEMEN is in the high impedance state. |
| $\overline{W E}$ | 38 | OUT | Write enable. When active (low), $\overline{W E}$ indicates that memory-write data is available from the TMS 9980 to be written into memory. When HOLDA is active, $\overline{W E}$ is in the high-impedance state. |
| CRUCLK | 37 | OUT | CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on AO, A1, A13. |
| CRUIN | 19 | IN | CRU data in. CRUIN, normally driven by 3 -state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A2 through A12). |
| INT2 | 23 | IN | Interrupt code. Refer to Section 2.2 for detailed description. |
| INTI | 24 | IN |  |
| INTO | 25 | IN |  |
|  |  |  | MEMORY CONTROL |
| $\overline{\text { HOLD }}$ | 1 | IN | Hold. When active (low), $\overline{H O L D}$ indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The TMS 9980A enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\overline{W E}, \overline{M E M E N}, \overline{D C D}$, $\overline{\mathrm{MB}}$ ) and responds with a hold-acknowledge signal (HOLDA). When $\overline{H O L D}$ is removed, the processor returns to normal operation. |
| HOLDA | 2 | OUT | Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs ( $\overline{W E}, \overline{M E M E N}$, and DBIN) are in the high-impedance state. |
| READY | 39 | IN | Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the TMS 9980A enters a wait state and suspends internal operation until the memory systems indicated ready. |
| IAO | 3 | OUT | TIMING AND CONTROL <br> Instruction acquisition. IAQ is active (high) during any memory cycle when the TMS 9980A is acquiring an instruction. IAQ can be used to detect illegal op codes. It may also be used to synchronize LOAD stimulus. |

*if the cycle following the present memory cycle is also a memory cycle it, too, is completed before TMS 9980 enters hold state.

Table 3 defines the TMS 9981 pin assignments and describes the function of each pin.

TABLE 3
TMS 9981 PIN ASSIGNMENTS AND FUNCTIONS


TABLE 3 (CONTINUED)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MEMEN | 40 | OUT | Memory enable. When active (low), MEMEN indicates that the address bus contains a memory address. When HOLDA is active, MEMEN is in the high-impedance state. |
| WE | 38 | OUT | Write enable. When active (low), WE indicates that memory-write data is available from the TMS 9981 to be written into memory. When HOLDA is active, $\overline{W E}$ is in the high-impedance state. |
| CRUCLK | 37 | OUT | CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on A0, A1, A13. |
| CRUIN | 19 | IN | CRU data in. CRUIN, normally driven by 3 -state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A2 through A12). |
| INT2 | 22 | IN | Interrupt code. Refer to Section 2.2 for detailed description. |
| INT1 | 23 | IN |  |
| INTO | 24 | IN |  |
| HOLD | 1 | IN | MEMORY CONTROL |
|  |  |  | Hold. When active (low), HOLD indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The TMS 9981 enters the hold state foltowing a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\bar{W} E, \overline{M E M E N}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When HOLD is removed, the processor returns to normal operation. |
| HOLDA | 2 | OUT | Hoid acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs (WE, MEMEN, and DBIN) are in the high-impedance state. |
| READY | 39 | IN | Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the TMS 9981 enters a wait state and suspends internal operation until the memory systerns indicated ready. |
| IAO | 3 | OUT | TIMING AND CONTROL <br> Instruction acquisition. IAQ is active (high) during any memory cycle when the TMS 9981 is acquiring an instruction. IAQ can be used to detect illegal op codes. It may also be used to synchronize LOAD stimulus. |

*If the cycle following the present memory cycle is also a memory cycle it, too, is completed before TMS 9981 enter 5 hold state.

### 2.10 TIMING

### 2.10.1 Memory

Basic memory read and write cycles are shown in Figures 9a and 9b. Figure 9a shows a read and a write cycle with no wait states while Figure $\mathbf{9 b}$ shows a read and a write cycle for a memory requiring one wait state.
$\overline{M E M E N}$ goes active (low) during each memory cycle. At the same time that $\overline{M E M E N}$ is active, the memory address appears on the address bits A0 through A13. Since the TMS 9980A/TMS 9981 has an 8 -bit data bus, every memory operation consists of two consecutive memory cycles. Address bit A13 is 0 for the first of the two cycles and goes to 1 for the second. If the cycle is a memory-read cycle, DBIN will go active (high) at the same time MEMEN and AO through A13 become valid. The memory-write ( $\overline{\mathrm{WE}}$ ) signal remains inactive during a read cycle.

The READY signal allows extended memory cycle as shown in Figure 9b.


FIGURE 9a - TMS 9090NTMS 9901 MENIORY BUS TIMING (NO WAIT STATES)


FIGURE 9b - TMS 9980A/TMS 9981 MEMORY BUE TIMING (ONE WAIT STATE)

At the end of the read cycle, MEMEN and DBIN go inactive (high and low respectively). The address bus also changes at this time, however, the data bus remains in the input mode for one clock cycle after the read cycle.

A write cycle is similar to read cycle except that $\overline{W E}$ goes active (low) as shown and valid write data appears on the data bus at the same time the address appears.

### 2.10.2 HOLD

Other interfaces may utilize the TMS 9980A/TMS 9981 memory bus by using the hold operation (illustrated in Figure 10) of the TMS 9980A/TMS 9981. When HOLD is active (low), the TMS 9980A/TMS 9981 enters the hold state at the next available non-memory cycle clock period. When the TMS 9980A/TMS 9981 has entered the hold state HOLDA goes active (high), A0 through A13, DO through D7, DBIN, $\overline{M E M E N}$, and $\overline{W E}$ go into high-impedance state to allow other devices to use the memory buses. When $\overline{H O L D}$ goes inactive, TMS $9980 \mathrm{~A} / \mathrm{TMS} 9981$ resumes processing as shown. Considering that there can be a maximum of 6 consecutive memory operations, the maximum delay between $\overline{H O L D}$ going active to HOLDA going active (high) could be $\mathrm{t}_{\mathbf{c}(\phi)}$ (for set up) $+(12+6 \mathrm{~W}) \mathrm{t}_{\mathbf{c}}(\phi)$ (delay for HOLDA), where $W$ is the number of wait states per memory cycle and $t_{c}(\phi)$ is the clock cycle time. If hold occurs during a CRU operation, the TMS 9980A/TMS 9981 uses an extra clock cycle (after the removal of the $\overline{\text { HOLD }}$ signal) to reassert the CRU address providing the normal setup times for the CRU bit transfer that was interrupted.

### 2.10.3 CRU

CRU interface timing is shown in Figure 11. The timing for transferring two bits out and one bit in is shown. These transfers would occur during the execution of a CRU instruction. The other cycles of the instruction execution are not illustrated. To output a CRU bit, the CRU-bit address is placed on the address bus A2 through A12 and the actual bit data on A13. During the second clock cycle a CRU pulse is supplied by CRUCLK. This process is repeated until the number of bits specified by the instruction are completed.

The CRU input operation is similar in that the bit address appears on A2 through A12. During the subsequent cycle, the TMS 9980A/TMS 9981 accepts the bit input data as shown. No CRUCLK pulses occur during a CRU input operation.

### 2.10.4 Interrupt Code (ICO-IC2)

The TMS 9980A/TMS 9981 uses 4 phase clock ( $\phi 1, \phi 2, \phi 3$, and $\phi 4$ ) for timing and control of the internal operations. ICO-IC2 are sampled during $\phi 4$ and then during $\phi 2$.

If these two successive samples are equal, the code is accepted and latched for internal use on the subsequent $\phi 1$. In systems with simple interrupt structures this allows the interrupt code to change asynchronously without the TMS 9980A/TMS 9981 accepting erroneous codes. Figure 3 shows systems with a single level of external interrupt implemented that would require no external timing. When implementing multiple external interrupts, as in the bottom diagram of Figure 3, external synchronization of interrupt requests is required. See Figure 12 for a timing diagram. In systems with more than one external interrupt, the interrupts should be synchronized with the $\overline{\phi 3}$ output of the TMS 9980A/TMS 9981 to avoid code transitions on successive sample cycles. This synchronization ensures that the TMS 9980A/TMS 9981 will service only the proper active interrupt level.


FIGURE 10 - TMS 9980A/TMS 9981 HOLD TIMING


FIGURE 11 - TMS 9980A/TMS 9881 CRU INTERFACE TIMING


FIGURE 12 - INTERRUPT CODE TIMING

## 3. TMS 9980A/TMS 9981 INSTRUCTION SET

### 3.1 DEFINITION

The instruction set of the TMS 9980A/TMS 9981 is identical to that of TMS 9900. Each instruction of this set performs one of the following operations:

- Arithmetic, logical, comparison, or manipulation operations on data
- Loading or storage of internal registers (program counter, workspace pointer, or status)
- Data transfer between memory and external devices via the CRU
- Control functions.


### 3.2 ADDRESSING MODES

TMS 9980A/TMS 9981 instructions contain a variety of available modes for addressing random-memory data (e.g., program parameters and flags), or formatted memory data (character strings, data lists, etc.). The following figures graphically describe the derivation of the effective address for each addressing mode. The applicability of addressing modes to particular instructions is described in Section 3.5 along with the description of the operations performed by the instruction. The symbols following the names of the addressing modes [R, *R, *R+, @ LABEL, or @ TABLE (R)] are the general forms used by TMS 9980A/TMS 9981 assemblers to select the addressing mode for register R. Note that the TMS 9980A/TMS 9981 users use the same assembler and other software support packages as the ones used by the TMS 9900 users.

### 3.2.1 WORKSPACE REGISTER ADDRESSING R

Workspace Register R contains the operand.
Register R


### 3.2.2 WORKSPACE REGISTER INDIRECT ADDRESSING *R

Workspace Register R contains the address of the operand.


### 3.2.3 WORKSPACE REGISTER INDIRECT AUTO INCREMENT ADDRESSING *R+

Workspace Register $R$ contains the address of the operand. After acquiring the operand, the contents of workspace register $R$ are incremented.


The word following the instruction contains the address of the operand.


### 3.2.5 INDEXED ADDRESSING @ TABLE (R)

The word following the instruction contains the base address. Workspace register $R$ contains the index value. The sum of the base address and the index value results in the effective address of the operand.


### 3.2.6 IMMEDIATE ADDRESSING

The word following the instruction contains the operand.


### 3.2.7 PROGRAM COUNTER RELATIVE ADDRESSING

The 8 -bit signed displacement in the right byte (bits 8 through 15 ) of the instruction is multiplied by 2 and added to the updated contents of the program counter. The result is placed in the PC.


### 3.2.8 CRU RELATIVE ADDRESSING

The 8 -bit signed displacement in the right byte of the instruction is added to the CRU base address (bits 3 through 14 of the workspace register 12). The result is the CRU address of the selected CRU bit.


### 3.3 TERMS AND DEFINITIONS

The following terms are used in describing the instructions of the TMS 9980A/TMS 9981.

| TERM | DEFINITION |
| :---: | :---: |
| 8 | Byte indicator (1=byte, $0=$ word |
| C | Bit count |
| D | Destination address register |
| DA | Destination address |
| IOP | Immediate operand |
| LSB(n) | Least significant (right most) bit of ( n ) |
| MSB( $n$ ) | Most significant (left most) bit of (n) |
| N | Don't care |
| PC | Program counter |
| Result | Result of operation performed by instruction |
| S | Source address register |
| SA | Source address |
| ST | Status register |
| STn | Bit $n$ of status register |
| ${ }^{T} \mathbf{D}$ | Destination address modifier |
| TS | Source address modifier |
| w | Workspace register |
| WFn | Workspace register $n$ |
| ( n ) | Contents of $n$ |
| $a \rightarrow b$ | $a$ is transterred to b |
| in\| | Absolute value of $n$ |
| + | Arithmetic addition |
| - | Arithmetic subtraction |
| AND | Logical AND |
| OR | Logical OR |
| $\oplus$ | Logical exclusive OR |
| $\bar{n}$ | Logical complement of $n$ |

### 3.4 STATUS REGISTER

The status register contains the interrupt mask level and information pertaining to the instruction operation.


| B1T | NAME | INSTRUCTION | CONDITION TO SET BIT TO 1 |
| :---: | :---: | :---: | :---: |
| STO | LOGICAL GREATER THAN | C.CB <br> CI <br> ABS <br> All Others | ```If MSB(SA) = { and MSB(DA) =0, or if MSB(SA) = MSB(DA) and MSB of [(DA) - [SA)] = 1 If MSB(W) = 1 and MSB of IOP = 0, or if MSB (W) = MSB of IOP and MSB of {IOP - (W)] = 1 If (SA) # 0 If resuli & 0``` |
| ST 1 | ARITHMETIC GREATER THAN | C.CB <br> Ci <br> ABS <br> All Others | ```If MSB(SA) = 0 and MSB(DA) = 1, or if MSB(SA) = MSB(DA) and MSB of [(DA)-(SA)] =1 If MSB(W) = 0 and MSB of IOP = 1, or if MSB(W) = MSB of IOP and MSB of (IOP - (W)] = 1 If MSB(SA) =0 and (SA)}\not= If MSB of result =0 and result }+``` |

- Continued

| BIT | NAME | INSTRUCTION | CONOITION TO SET BIT TO 1 |
| :---: | :---: | :---: | :---: |
| ST2 | EQUAL | C. CB <br> Cl <br> COC <br> CZC <br> TB <br> ABS <br> All others | $\begin{aligned} & \text { If }(S A)=(D A) \\ & \text { If }(W)=I O P \\ & \text { If }(S A) \text { and }(\overline{D A})=0 \\ & \text { If }(S A) \text { and }(D A)=0 \\ & \text { If } C R \cup I N=1 \\ & \text { If }(S A)=0 \\ & \text { If result }=0 \end{aligned}$ |
| ST3 | CARRY | $\begin{aligned} & \text { A, AB, ABS, AI, DEC, } \\ & \text { DECT, INC, INCT, } \\ & \text { NEG, S, SB } \\ & \text { SLA, SRA, SRC, SRL } \end{aligned}$ | If CARRY OUT = 1 <br> If last bit shifted out $=1$ |
| ST4 | OVERFLOW | ```\(A, A B\) A! S. SB DEC, DECT INC, INCT SLA DIV ABS, NEG``` | ```If MSB(SA) = MSB(DA) and MSB of result : MSB(DA) If MSB(W) = MSB of tOP and MSB of result : MSB(W) ff MSB(SA) , MSB(DA) and MSB of result % MSB(DA) If MSB(SA) - 1 and MSB of result 0 If MSB(SA) = 0 and MSB of result - 1 If MSB changes during shift If MSB(SA) = 0 and MSB(DA) - 1, or if MSB(SA) :MSB(DA) and MSB of [(DA) - (SA)] = 0 If (SA) = 800016``` |
| ST5 | PARITY | $\begin{aligned} & \text { CB, MOVB } \\ & \text { LDCR, STCR } \\ & \text { AB, SB, SOCB, SZCB } \end{aligned}$ | If (SA) has odd number of 7 's If $1 \leqslant C \leqslant 8$ and (SA) has odd number of 1 ' $s$ If result has odd number of 1 's |
| ST6 | XOP | XOP | If XOP instruction is executed |
| ST12-ST15 | INTERRUPT MASK | LIMI <br> RTWP | if corresponding bit of $!\mathrm{OP}^{P}$ is 1 If corresponding bit of WR15 is 1 |

### 3.5 INSTRUCTIONS

### 3.5.1 Dual Operand Instructions with Multiple Addressing Modes for Source and Destination Operand



If $B=1$ the operands are bytes and the operand addresses are byte addresses. If $B=0$ the operands are words and the operand addresses are word addresses.

The addressing mode for each operand is determined by the $T$ field of that operand.

| $T_{S}$ OR TD | SORD | ADDRESSING MODE | NOTES |
| :---: | :--- | :--- | :---: |
| 00 | $0.1 \ldots 15$ | Workspace register | 1 |
| 01 | $0,1, \ldots 15$ | Workspace register indirect |  |
| 10 | 0 | Symbolic | 4 |
| 10 | $1,2 \ldots 15$ | Indexed | 2.4 |
| 11 | $0,1, \ldots 15$ | Workspace register indirect auto-increment | 3 |

NOTES. 1. When a workspace register is the operand of a tuyte instruction fbit $3=1$, the left byte ibits 0 through 7 is the operand and the right bvie (bits 8 through 15 ) is unchanged
2. Workspace register 0 may not be used for indexing.
3. The workspace register is incfemented by 1 for byte instructions (bit $3=1$ and is incremented by 2 for word instructions tbit $3=0$ )
4. When $T_{S}=T_{D}=10$, two words are required in addition to the instruction word. The first word is the source operand base address and the second word is the destination operand base address.

| MNEMONIC | OP CODE | $\begin{aligned} & 8 \\ & 3 \end{aligned}$ | MEANING | RESULT COMPARED TOO | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012 |  |  |  |  |  |
| A | 101 | 0 | Add | Yes | 0-4 | $(S A)+(D A) \rightarrow(D A)$ |
| A8 | 101 | 1 | Add bytes | Yes | $0-5$ | $(S A)+(D A) \rightarrow(D A)$ |
| C | 100 | 0 | Compare | No | 0.2 | Compare (SA) to (DA) and set appropriate status bits |
| CB | 100 | 1 | Compare bytes | No | 0.2.5 | Compare (SA) to (DA) and set appropriate status bits |
| S | 011 | 0 | Subtract | Yes | 0.4 | $(D A)-(S A) \rightarrow(D A)$ |
| SB | 011 | 1 | Subtract bytes | Yes | $0-5$ | $(D A)-(S A) \rightarrow(D A)$ |
| SOC | $1 \begin{array}{lll}1 & 1 & 1\end{array}$ | 0 | Set ones corresponding | Yes | 0.2 | $(\mathrm{DA})$ OR $(S A) \rightarrow(D A)$ |
| SOCB | 111 | 1 | Set ones corresponding bytes | Yes | 0.2.5 | $(\mathrm{DA}) \mathrm{OR}(\mathrm{SA}) \rightarrow(\mathrm{DA})$ |
| SZC | 0 1 0 | 0 | Set zeroes corresponding | Yes | 0.2 | $(D A) A N D(\overline{S A}) \rightarrow(D A)$ |
| SZCB | 0 1 10 | 1 | Set zeroes corresponding bytes | Yes | 0-2.5 | $(\mathrm{DA}) \mathrm{AND}(\overline{S A}) \rightarrow(\mathrm{DA})$ |
| MOV | 110 | 0 | Move | Yes | 0.2 | $(S A) \rightarrow(D A)$ |
| MOVB | 110 | 1 | Move bytes | Yes | 0-2.5 | $(S A) \rightarrow(D A)$ |

### 3.5.2 Dual Operand Instructions with Multiple Addressing Modes for the Source Operand and Workspace Register Addressing for the Destination

General format:


The addressing mode for the source operand is determined by the TS field.

| $T_{S}$ | $\mathbf{S}$ | ADDRESSING MODE | NOTES |
| :---: | :--- | :--- | :--- |
| 00 | $0,1, \ldots 15$ | Workspace register |  |
| 01 | $0,1, \ldots 15$ | Workspace register indirect |  |
| 10 | 0 | Symbolic | 1 |
| 10 | $1,2, \ldots 15$ | Indexed | Workspace register indirect auto increment |
| 11 | $0,1, \ldots 15$ | W |  |

NOTES: 1. Workspace register 0 may not be used for indexing
2. The workspace register is incremented by 2.

| MNEMONIC | OPCODE | MEANING | RESULT COMPARED TO 0 | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COC | 001000 | Compare ones corresponding | No | 2 | Test (D) 10 determine if 1 's are in each bit position where 1 's are in (SA). If so. sel ST2. |
| C2C | 001001 001010 | Compare zeros corresponding | No | 2 | Test (D) to determine if 0 's are in each bit position where 1 's are in (SA). If so, set ST2. |
| XOR | 001010 | Exclusive OR | Yes | 0.2 | $(\mathrm{D}) \oplus(S A) \rightarrow(D)$ |
| MPY | 0.01110 | Multiply | No |  | Multiply unsigned ( $D$ ) by unsigned ( $S A$ ) and place unsigned 32 bit product in D (most significant) and D+1 (least significantl. If WR 15 is D , the next word in memory af ter WR 15 will be used for the least significant half of the product. |
| DIV | 001111 | Divide | No | 4 | If unsigned (SA) is tess than or equal to unsigned (D), perform no operation and set ST4. Otherwise. divide unsigned ( $D$ ) and $(D+1)$ by unsigned <br> (SA). Quotient - (D), remainder - ( $D+1$ ) If $D=15$, the next word in memory after WR 15 will be used for the remander. |

### 3.5.3 Extended Operation (XOP) Instruction

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 1 |  | D |  | 13 | 14 | 15 |  |

The $T_{S}$ and $S$ fields provide multiple mode addressing capability for the source operand. When the XOP is executed, ST6 is set and the following transfers occur: $\quad\left(40_{16}+4 D\right) \rightarrow$ (WP)

$$
(4216+4 D) \rightarrow(P C)
$$

$$
S A \rightarrow(\text { new } W R 11)
$$

$$
\text { (old WP) } \rightarrow \text { (new WR13) }
$$

$$
\text { (old PC) } \rightarrow(\text { new WR } 14)
$$

$$
(\text { old } S T) \rightarrow(\text { new WR15) }
$$

The TMS 9980A/TMS 9981 tests for reset and load but does not test for interrupt requests (INTREQ) upon completion of the XOP instruction.

### 3.5.4 Single Operand Instructions

General format:


The TS and S fields provide multiple mode addressing capability for the source operand.

| MNEMONIC | OP CODE | MEANING | RESULT COMPARED$\text { TO } 0$ | STATUS BITS AFFEGTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0123456789 |  |  |  |  |
| B | $\begin{array}{llllllllll} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{array}$ | Branch <br> Branch and link Branch and load workspace pointer | No | $\cdots$ | SA . (PC) |
| BL |  |  | No | - | $(\mathrm{PC}) \rightarrow(\mathrm{WR} 111 ; S A \rightarrow(P C)$ |
| BLWP |  |  | No | - | $(S A) \rightarrow(W P) ;(S A+2) \rightarrow(P C) ;$ (old WP) $\rightarrow$ (new WR 13): |
|  |  |  |  |  | (old PC) $\rightarrow$ (new WR 14); |
|  |  |  |  |  | (old ST) $\rightarrow$ (new WR15); |
|  |  |  |  |  | The TMS 9980A/TMS 9981 tests for reset and load, but does not test for interrupts upon completion of the BL.WP instruction. |
| CLR | 0000010011 | Clear operand | No | - | $0 \rightarrow$ (SA) |
| SETO | 0000011100 | Set to ones | No | - | FFFF $16 \rightarrow$ (SA) |
| INV | 0000010101 | Invert | Yes | 0.2 | $(\overline{S A}) \rightarrow(S A)$ |
| NEG | 0000010100 | Negate | Yes | 0-4 | $-(S A) \rightarrow(S A)$ |
| ABS | 0000011101 | Absolute value* | No | 0.4 | . $(S A) \rightarrow(S A)$ |
| SWPB | 0000011011 | Swap bytes | No | - | $(S A)$. bits 0 thru $7 \rightarrow$ (SA), bits |
|  |  |  |  |  | 8 thru 15: (SA), bits 8 thru 15 (SA), bits 0 thru 7. |
| INC | 0000010110 | Increment | Yes | 0.4 | $(S A)+1 \rightarrow(S A)$ |
| INCT | 00000100111 | Increment by iwo | Yes | $0-4$ | $(S A)+2 \rightarrow(S A)$ |
| DEC | 0000011000 | Decrement | Yes | 0-4 | $(S A)-1 \rightarrow(S A)$ |
| DECT | 0000011001 | Decrement by two | Yes | 0.4 | $(S A)-2 \rightarrow(S A)$ |
| $\chi^{\dagger}$ | 0000010010 | Execute | No | - | Execute the instruction at SA. |

[^7]General format

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 15 |  |  |  |  |  |  |  |  |  |  |  |  |

The C field specifies the number of bits to be transferred. If $\mathrm{C}=0,16$ bits will be transferred. The CRU base registr (WR12, bits 4 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR12 is not affected. TS and S provide multiple mode addressing capability for the source operand. If 8 or fewer bits are transferred ( $\mathrm{C}=1$ through 8 ), the source address is a byte address. If 9 or more bits are transferred ( $C=0,9$ through 15), the source address is a word address. If the source is addressed in the workspace register indirect auto increment mode, the workspace register is incremented by 1 if $\mathrm{C}=1$ through 8, and is incremented by 2 otherwise.

| MNEMONIC | OP CODE | MEANING | RESULT | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345 |  | $\begin{gathered} \text { COMPARED } \\ \text { TO } 0 \\ \hline \end{gathered}$ | AFFECTED |  |
| LDCA | 001100 | Load communcation register | Yes | 0-2,5 ${ }^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU. |
| STCR | 001101 | Store communcation register | Yes | 0-2,5 ${ }^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0 . |

${ }^{\text {t }}$ ST5 is affected only if $1 \leqslant C \leqslant 8$.

### 3.5.6 CRU Single-Bit Instructions

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

CRU relative addressing is used to address the selected CRU bit.

| MNEMONIC | OP CODE | meaning | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 01234567 |  | AFFECTED |  |
| $\begin{aligned} & \mathrm{SBO} \\ & \mathrm{SBZ} \\ & \mathrm{~TB} \\ & \hline \end{aligned}$ | $\begin{array}{llllllll}0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1\end{array}$ | Set bit to one <br> Set bit to zero <br> Test bit | $\begin{aligned} & - \\ & 2 \\ & \hline \end{aligned}$ | Set the selected CRU output bit to 1 . <br> Set the selected CRU output bit to 0 . <br> If the selected CRU input bit $=1$, set ST2. |

3.5.7 Jump Instructions

General format:


Jump instructions cause the PC to be loaded with the value selected by PC relative addressing if the bits of ST are at specified values. Otherwise, no operation occurs and the next instruction is executed since PC points to the next instruction. The displacement field is a word count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words from memory-word address following the jump instruction. No ST bits are affected by jump instructions.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | ST CONDITION TO LOAD PC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |
| JEQ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | Jump equal | ST2 $=1$ |
| JGT | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Jump greater than | ST $1=1$ |
| JH | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | Jump high | $\mathrm{STO}=1$ and $\mathrm{ST} 2=0$ |
| JHE | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Jump high or equal | STO $=1$ or ST2 $=1$ |
| JL | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Jump low | STO $=0$ and ST2 $=0$ |
| JLE | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Jump low or equal | STO $=0$ or ST2 $=1$ |
| JLT | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Jump less than | $S T 1=0$ and $S T 2=0$ |
| JMP | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Jump unconditional | unconditional |
| JNC | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | Jump no carry | ST3 $=0$ |
| JNE | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Jump not equal | $S T 2=0$ |
| JNO | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | Jump no overflow | ST4 $=0$ |
| JOC | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Jump on carry | $\mathrm{ST} 3=1$ |
| JOP | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | Jump odd parity | ST5 $=1$ |

### 3.5.8 Shift Instructions

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $O P C O D E$ |  |  |  | $C$ |  |  | $W$ |  |  |  |  |  |  |  |

If $\mathrm{C}=0$, bits 12 through 15 of WRO contain the shift count. If $\mathrm{C}=0$ and bits 12 through 15 of $\mathrm{WRO}=0$, the shift count is 16 .

| MNEMONIC | OP CODE |  |  |  |  |  |  | MEANING | RESULT COMPAREDTO O | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 01 | 2 | 3 | 4 | 5 | 6 |  |  |  |  |  |
| SLA | 00 | 0 | 0 | 1 | 0 | 1 | 0 | Shift left arith metic | Yes | 0-4 | Shift (W) left. Fill vacated bit positions with 0 . |
| SRA | 00 | 0 | 0 | 1 | 0 | 0 |  | Shift right arithmetic | Yes | $0-3$ | Shift (W) right. Fill vacated bit positions with original MSB of (W). |
| SRC | 00 | 0 | 0 | 1 | 0 | 1 |  | Shift right circular | Yes | 0-3 | Shift (W) right. Shift previous LSB into MSB. |
| SRL | 00 | 0 | 0 | 1 | 0 | 0 |  | Shift right logical | Yes | 0-3 | Shift (W) right. Fill vacated bit positions with O's. |

### 3.5.9 Immediate Register Instructions



| MNEMONIC | OP CODE | MEANING | RESULT | STATUS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345678910 |  | $\text { TO } 0$ | AFFECTED | DESCRIPTION |
| AI | 00000010001 | Add immediate | Yes | 0-4 | $(W)+1 O P \rightarrow(W)$ |
| ANDI | 000000100010 | AND immediate | Yes | 0-2 | (W) AND IOP $\rightarrow$ (W) |
| Cl | 00000010100 | Compare immediate | Yes | 0.2 | Compare (W) to IOP and set appropriate status bits |
| L. 1 | 00000010000 | Load immediate | Yes | 0-2 | $1 O P \rightarrow(W)$ |
| ORI | 00000010011 | OR immediate | Yes | 0-2 | (W) OR IOP $\rightarrow(W)$ |

3.5.10 Internal Register Instruction

General format


| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  |  |  | MEANING | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 7 | 8 | 9 |  | 10 |  |  |
| LWPI | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 1 | 1 |  | 1 | Load workspace pointer immediate | $10 \mathrm{P} \rightarrow(\mathrm{WP}$ ), no ST bits affected |
| LIMI | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 0 | 0 |  | 0 | Load interrupt mask | IOP, bits 12 thru $15 \rightarrow$ ST12 thru ST15 |

### 3.5.11 Internal Register Store Instructions

General format:


No ST bits are affected.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  | MEANING | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |  |
| STST | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Store status register | $(S T) \rightarrow(W)$ |
| STWP | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Store workspace pointer | $(\mathrm{WP}) \rightarrow(\mathrm{W})$ |

3.5.12 Return Workspace Pointer (RTWP) Instruction

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  | $N$ |  |  |  |

The RTWP instruction causes the following transfers to occur:

$$
\begin{aligned}
& (W R 15) \rightarrow(S T) \\
& (W R 14) \rightarrow(P C) \\
& (W R 13) \rightarrow(W P)
\end{aligned}
$$

### 3.5.13 External Instructions

General format:


External instructions cause the three address lines (A13; A0, A1) to be set to the below-described levels and the CRUCLK line to be pulsed, allowing external control functions to be initiated.

| MNEMONIC | OP CODE | MEANING | STATUS BITS AFFECTED | DESCRIPTION | ADDRESS BUS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345678910 |  |  |  | A13 | A0 | A1 |
| IDLE | 00000011.010 | Idle | - | Suspend TMS 9980/9981 instruction execution untif an interrupt, $\overrightarrow{\text { LOAD }}$, or $\overline{\text { RESET occurs }}$ | $L$ | H | L |
| RSET | 000000110101 | Reset | 12-15 | $0 \rightarrow$ ST12 thru ST 15 | $L$ | H | H |
| CKOF | 00000011110 | User defined |  | --- | H | H | L |
| CKON | 000000111001 | User defined |  | --- | H | L | H |
| LREX | 000000111111 | User defined |  | --- | H | H | H |

Instruction execution times for the TMS 9980A/TMS 9981 are a function of:

1) Clock cycle time, tch
2) Addressing mode used where operands have multiple addressing mode capability
3) Number of wait states required per memory access.

Table 4 lists the number of clock cycles and memory accesses required to execute each TMS 9980A/TMS 9981 instruction. For instructions with multiple addressing modes for either or both operands, Table 4 lists the number of clock cycles and memory accesses with all operands addressed in the workspace-register mode. To determine the additional number of clock cycles and memory accesses required for modified addressing, add the appropriate values from the referenced tables. The total instruction-execution time for an instruction is:

$$
\begin{gathered}
T=\mathrm{t}_{\mathrm{C}}(\phi)(\mathrm{C}+\mathrm{W} \cdot \mathrm{M}) \\
\text { where: }
\end{gathered}
$$

$T=$ total instruction time;
${ }^{t_{c}(\phi)}=$ clock cycle time;
$C=$ number of clock cycles for instruction execution plus address modification;
$W=$ number of required wait states per memory access for instruction execution plus address modification;
$\mathrm{M}=$ number of memory accesses.

As an example, the instruction MOVB is used in a system with $\mathrm{t}_{\mathbf{c}}(\phi)=0.400 \mu \mathrm{~s}$ and no wait states are required to access memory. Both operands are addressed in the workspace register mode:

$$
T=t_{C}(\phi)(C+W \cdot M)=0.400(22+0 \cdot 8)=8.8 \mu \mathrm{~s}
$$

If two wait states per memory access were required, the execution time is:

$$
\mathrm{T}=0.400(22+2 \cdot 8) \mu \mathrm{s}=15.2 \mu \mathrm{~s}
$$

If the source operand was addressed in the symbolic mode and two wait states were required:

$$
T=t_{c}(\phi)(C+W \cdot M)
$$

$$
\begin{aligned}
& C=22+10=32 \\
& M=8+2=10
\end{aligned}
$$

$T=0.400(32+2 \cdot 10)=20.8 \mu \mathrm{~s}$.
table 4
instruction execution times

| INSTRUCTION | $\begin{gathered} \text { CLOCK CYCLES } \\ c \\ \hline \end{gathered}$ | MEMORY ACCESS$M$ | ADDRESS MODIFICATION*** |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SOURCE | DESTINATION |
| A | 22 | 8 | A | A |
| $A B$ | 22 | 8 | B | B |
| $A B S(M S B=0)$ | 16 | 4 | A | - |
| $(\mathrm{MSB}=1)$ | 20 | 6 | A | - |
| AI | 22 | 8 | - | - |
| ANDI | 22 | 8 | - | - |
| B | 12 | 4 | A | - |
| BL | 18 | 6 | A | - |
| BLWP | 38 | 12 | A | - |
| C | 20 | 6 | A | A |
| CB | 20 | 6 | B | B |
| Cl | 20 | 6 | - | - |
| CKOF | 14 | 2 | - | - |
| CKON | 14 | 2 | - | - |
| CLR | 16 | 6 | A | - |
| COC | 20 | 6 | A | - |
| czc | 20 | 6 | A | - |
| DEC | 16 | 6 | A | - |
| DECT | 16 | 6 | A | - |
| DIV (ST4 is set) | 22 | 6 | A | - |
| DIV (ST4 is reset)* | 104-136 | 12 | A | - |
| IDLE | 14 | 2 | - | - |
| INC | 16 | 6 | A | - |
| INCT | 16 | 6 | A | - |
| INV | 16 | 6 | A | - |
| Jump (PC is changed) | 12 | 2 | - | - |
| (PC is not changed) | 10 | 2 | - | - |
| LDCR ( $\mathrm{C}=0$ ) | 58 | 6 | A | - |
| $(1<C<8)$ | 26+2C | 6 | B | - |
| $(9<C<15)$ | 26+2C | 6 | A | - |
| LI | 18 | 6 | - | - |
| LIMI | 22 | 6 | - | - |
| LREX | 14 | 2 | - | - |
| LWPI | 14 | 4 | - | - |
| MOV | 22 | 8 | A | A |
| movb | 22 | 8 | B | B |
| MPY | 62 | 10 | A | - |
| NEG | 18 | 6 | A | - |
| ORI | 22 | 8 | - | - |
| RSET | 14 | 2 | - | - |
| RTWP | 22 | 8 | - | - |
| S | 22 | 8 | A | A |
| SB | 22 | 8 | B | B |
| SBO | 16 | 4 | - | - |
| SBZ | 16 | 4 | - | - |
| SETO | 16 | 6 | A | - |
| Shift ( $C \neq 0$ ) | $18+2 \mathrm{C}$ | 6 | - | - |
| $\begin{aligned} & \text { (C }=0 \text {. Bits } 12-15 \\ & \text { of WRO }=0) \\ & \text { ( } C=0, \text { Bits } 12-15 \end{aligned}$ | 60 | 8 | - | - |
| of WRP $=N \neq 0$ ) | 28+2N | 8 | - | - |
| SOC | 22 | 8 | A | A |
| SOCB | 22 | 8 | B | B |
| STCR ( $C=0$ ) | 68 | 8 | A | - |
| $(1 \leqslant C \leqslant 7)$ | 50 | 8 | B | - |
| ( $\mathrm{C}=8$ ) | 52 | 8 | B | - |
| $(9 \leqslant C \leqslant 15)$ | 66 | 8 | A | - |

[^8]TABLE 4 (CONTINUED)

| INSTRUCTION | $\begin{gathered} \text { clock cycles } \\ c \\ \hline \end{gathered}$ | MEMORY ACCESS M | ADDRESS MODIFICATION*** |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SOURCE | DESTINATION |
| STST | 12 | 4 | - | - |
| STWP | 12 | 4 | - | - |
| SWPB | 16 | 6 | A | - |
| SZC | 22 | 8 | A | A |
| szcb | 22 | 8 | 8 | B |
| TB | 16 | 4 | - | - |
| ${ }^{+*}$ | 12 | 4 | A | - |
| XOP | 52 | 16 | A | - |
| XOR | 22 | 8 | A | - |
| RESET function | 36 | 10 | - | - |
| LOAD function | 32 | 10 | - | - |
| Interrupt context switch | 32 | 10 | - | - |
| Undefined op codes: |  |  |  |  |
| 0000-01FF, 0320 | 8 | 2 | - | - |
| 033F, OC00-OFFF. 0780-07FF |  |  |  |  |

**Exacution time is added to the execution time of the instruction located at the source address.

-     * The letters $\mathbf{A}$ and $\mathbf{B}$ refer to the respective tables that follow.

ADDRESS MODIFICATION - TABLE A

| ADDRESSING MODE | CLOCK CYCLES | MEMORY ACCESSES |
| :---: | :---: | :---: |
| WR $\left(T_{S}\right.$ or $\left.T_{D}=00\right)$ | 0 | 0 |
| WR indirect $\left(T_{S}\right.$ or $\left.T_{D}=01\right)$ | 6 | 2 |
| WR indirect auto-increment $\left(T_{S}\right.$ or $\left.T_{D}=11\right)$ | 12 | 4 |
| Symbolic $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D=0\right)$ | 10 | 2 |
| Indexed $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D \neq 0\right)$ | 12 | 4 |

ADDRESS MODIFICATION - TABLE B

| ADDRESSING MODE | CLOCK CYCLES | MEMORY ACCESSES |
| :--- | :---: | :---: |
| C | M |  |
| WR $\left(T_{S}\right.$ or $\left.T_{D}=00\right)$ | 0 | 0 |
| WR indirect $\left(T_{S}\right.$ or $\left.T_{D}=01\right)$ | 6 | 2 |
| WR indirect auto-increment $\left(T_{S}\right.$ or $\left.T_{D}=11\right)$ | 10 | 4 |
| Symbolic $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.=0\right)$ | 10 | 2 |
| Indexed $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D \neq 0\right)$ | 12 | 4 |

## 4. TMS 9980A/TMS 9981 ELECTRICAL AND MECHANICAL SPECIFICATIONS

### 4.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*


*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions bevond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliabilitv. NOTE 1: Under absolute maximum ratings voltage values are with respect to $V_{S S}$

### 4.2 RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{BB}}$ (9980A only) | -5.25 | -5 | -4.75 | V |
| Supply voltage, $V_{C C}$ | 4.75 | 5 | 5.25 | $\checkmark$ |
| Supply voltage, $V_{D D}$ | 11.4 | 12 | 12.6 | V |
| Supply voltage, VSS |  | 0 |  | $V$ |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ | 2.2 | 2.4 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| Low-level input voltage, $V_{\text {IL }}$ | -1 | 0.4 | 0.8 | $\checkmark$ |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | 20 | 70 | C |

### 4.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP* | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | Input current | Data bus during DBIN | $V_{1}=V_{S S}$ to $V_{C C}$ |  |  | $\pm 75$ | $\mu \mathrm{A}$ |
|  |  | $\overline{W E}, \overline{M E M E N}, \overline{D B I N}$ during HOLDA | $V_{1}=V_{S S}$ to $V_{C C}$ |  |  | $\pm 75$ |  |
|  |  | Any other inputs | $V_{1}=V_{S S}$ to $V_{C C}$ |  |  | $\pm 10$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{I}^{\mathrm{O}}=-0.4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$ |  |  | 0.5 | $V$ |
|  |  |  | $1 \mathrm{O}=3.2 \mathrm{~mA}$ |  |  | 0.65 |  |
| ${ }^{\prime} \mathrm{BB}$ | Supply current from $V_{\text {BB }}$ (9980A Only) |  |  |  |  | 1 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current from $V_{C C}$ |  | $0^{\circ} \mathrm{C}$ |  | 50 | 60 | mA |
|  |  |  | $70^{\circ} \mathrm{C}$ |  | 40 | 50 |  |
| ${ }^{\prime} \mathrm{DD}$ | Supply current from $V_{\text {DD }}$ |  | $0^{\circ} \mathrm{C}$ |  | 70 | 80 | mA |
|  |  |  | $70^{\circ} \mathrm{C}$ |  | 65 | 75 |  |
| $C_{1}$ | Input capacitance (any inputs except data bus) |  | $\mathrm{f}=1 \mathrm{MHz}$, unmeasured pins at $V_{S S}$ |  | 15 |  | pF |
| CDB | Data bus capacitance |  | $\mathrm{f}=1 \mathrm{MHz}$, unmeasured pins at $V_{S S}$ |  | 25 |  | pF |
| $\mathrm{CO}_{\mathrm{O}}$ | Output capacitance (any output except data bus) |  | $\mathrm{f}=1 \mathrm{MHz}$, unmeasured pins at $V_{S S}$ |  | 15 |  | pF |

[^9]
### 4.4 CLOCK CHARACTERISTICS

The TMS 9980A and TMS 9981 have an internal 4 -phase clock generator/driver. This is driven by an external TTL compatible signal to control the phase generation. In addition, the TMS 9981 provides an output (OSCOUT) that in conjunction with CKIN forms an on-chip crystal oscillator. This oscillator requires an external crystal and two capacitors as shown in Figure 13. The external signal or crystal must be 4 times the desired system frequency.


FIGURE 13 - CRYSTAL OSCILATOR CIFCUIT

### 4.4.1 Internal Crystal Oscillator (9981 Oniy)

The internal crystal oscillator is used as shown in Figure 13. The crystal should be a fundamental series resonant type. $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ represent the total capacitance on these pins including strays and parasitics.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: | :---: |
| Crystal frequency | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | 6 | 10 | MHZ |
| $\mathrm{C}_{1}, \mathrm{C}_{2}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | 10 | 15 | 25 |

### 4.4.2 External Clock

The external clock on the TMS 9980A and optional on the TMS 9981, uses the CKIN pin. In this mode the OSCOUT pin of the TMS 9981 must be left floating. The external clock source must conform to the following specifications.

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{ext}}$ | External source frequency* | 6 |  | 10 | MHz |
| $\mathrm{V}_{\mathrm{H}}$ | External source high level | 2.2 |  |  | $V$ |
| $\mathrm{V}_{\mathrm{L}}$ | External source low level |  |  | 0.8 | V |
| $\mathrm{T}_{\mathrm{r}} / \mathrm{T}_{\mathrm{f}}$ | External source rise/fall time |  | 10 |  | ns |
| TWH | External source high level pulse width | 40 |  |  | ns |
| TWL | External source low level pulse width | 40 |  |  | ns |

[^10]
### 4.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

The timing of all the inputs and outputs are controlled by the internal 4 phase clock; thus all timings are based on the width of one phase of the internal clock. This is $1 / \mathbf{f}$ (CKIN) (whether driven or from a crystal). This is also $1 / 4 f_{\text {system. }}$. In the following table this phase time is denoted $\mathrm{t}_{\mathrm{w}}$.

All external signals are with reference to $\phi 3$ (see Figure 14).

| PARAMETER | TEST CONDITIONS | MIN | TYP | Max | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}}(\phi 3) \quad$ Rise time of $\phi 3$ | $t w=1 / \mathrm{f}\left(\mathrm{CK} \mathrm{IN}^{2}\right)$ <br> $=1 / 4 f_{\text {system }}$ $C_{L}=200 p f$ | 3 | 5 | 10 | ns |
| $\mathrm{tf}_{\mathrm{f}}(\phi 3) \quad$ Fall time of $\phi 3$ |  | 5 | 7.5 | 15 | ns |
| ${ }^{4} \mathbf{w}(\phi 3) \quad$ Pulse width of $\phi 3$ |  | ${ }^{\text {t }}{ }^{-15}$ | $\mathrm{t}_{\mathrm{w}}$-10 | $t_{w}+10$ | ns |
| $\mathrm{t}_{\text {su }}$ Data or control setup time* |  | ${ }^{\text {w }}$ w -30 |  |  | ns |
| $t_{\text {h }}$ Data hold time* |  | $2 t_{t w}+10$ |  |  | ns |
| tPHL (WE) Propagation delay time WE high to low |  | $\mathrm{t}_{\mathbf{w}}$-10 | ${ }^{t} w$ | $\mathbf{t w}_{\mathbf{w}}+20$ | ns |
| tPLH ( $\overline{W E}$ ) Propagation delay time WE low to high |  | ${ }^{\text {t }}$ w | $\mathrm{t}_{\mathbf{w}}+10$ | $\mathrm{t}_{\mathrm{w}}+30$ | ns |
| ${ }^{\text {tPHL }}$ (CRUCLK) Propagation delay time, CRUCLK high to low |  | -20 | -10 | +10 | ns |
| tpl.h(CRUCLK) Propagation delay time, CRUCLK low to high |  | $2 \mathrm{t}_{\mathrm{w}}-10$ | $2{ }^{2}$ w | $2 t^{+}+20$ | ns |
| IOV Delay time from output valid to $\phi 3$ low |  | $t_{w}$-50 | ${ }_{\text {w }}{ }^{\text {c }}$-30 |  | ns |
| tox Delay time from output invalid to $\phi 3$ low |  |  | ${ }^{\text {w }}$ w-20 | ${ }^{t} w$ | ns |

*All inputs except ICO-IC2 must be synchronized to meet these requirements. ICO-f $\mathbf{I} 2$ may ehange asynchronously. See section 2.10 .4 .


FIGURE 14 - EXTERNAL SIGNAL TIMING DIAGRAM

## 5. THE PROTOTYPING SYSTEM

### 5.1 HARDWARE

Because of the software compatibility, the users of TMS 9980A/TMS 9981 uses the TMS 9900 prototyping system to generate and debug software and to debug I/O controller interfaces. The prototyping system consists of:

- 990/4 computer with TMS 9900 microprocessor
- 1024 bytes of ROM containing the bootstrap loader for loading prototyping system software, the front-panel and maintenance utifity, and the CPU self-testing feature
- 16,896 bytes of RAM with provisions for expansion up to 57,334 bytes of RAM
- Programmable-write-protect feature for RAM
- Interface for Texas Instruments Model 733 ASR* Electronic Data Terminal with provisions for up to five additional interface modules
- Available with Texas Instruments 733 ASR Electronic Data Terminal
- 7 inch-high table-top chassis
- Programmer's front panel with controls for run, halt, single-instruction execute, and entering and displaying memory or register contents
- Power supply with the following voltages:

5 V dc@20A
12 Vdc @ 2 A
-12 Vdc @ 1 A
$-5 \mathrm{Vdc} @ 0.1 \mathrm{~A}$

- Complete hardware and software documentation.


### 5.2 SYSTEM CONSOLE

The system console for the prototyping system is the 733 ASR, which provides keyboard entry, 30 -character-persecond thermal printer, and dual cassette drives for program loading and storage.

### 5.3 SOFTWARE

The following software is provided on cassette for loading into the prototyping system:

- Debug Monitor - Provides full control of the prototyping system during program development and includes single instruction, multiple breakpoints, and entry and display capability for register and memory contents for debugging user software user 733 ASR console control.
- One-Pass Assembler - Converts source code stored on cassette to relocatable object on cassette and generates program listing. (Object is upward compatible with other 990 series assemblers.)
- Linking Loader - Allows loading of absolute and relocatable object modules and links object modules as they are loaded.

[^11]- Source Editor - Enables user modifications of both source and object from cassette with resultant storage on cassette.
- Trace Routine - Allows user to monitor status of computer at completion of each instruction.
- PROM Programming/Documentation Facility - Provides documentation for ROM mask generation, or communicates directly with the optional PROM Programmer Unit.


### 5.4 OPTIONS

The following optional equipment is offered for the prototyping system:

- Battery-pack/standby-power supply
- PROM programming unit and adapter boards
- Universal wire-wrap modules
- Expansion RAM modules
- Expansion EPROM modules
- I/O modules and other interfaces
- Rack-mounted version
- International ac voltage option

6. SUPPORT CIRCUITS

| DEVICE | ORGANIZATION/ FUNCTION | I/O STRUCTURE | PACKAGE | ACCESS TIME |
| :---: | :---: | :---: | :---: | :---: |
| RAMS |  |  |  |  |
| TMS 4036-2 | $64 \times 8$ Static | Common bus | 20 Pin | 450 ns MAX |
| TMS 4033 | $1024 \times 1$ Static | Dedicated bus | 16 Pin | 450 ns MAX |
| TMS 4039-2 | $256 \times 4$ Static | Dedicated bus | 22 Pin | 450 ns MAX |
| TMS 4042-2 | $256 \times 4$ Static | Common bus | 18 Pin | 450 ns MAX |
| TMS 4043-2 | $256 \times 4$ Static | Common bus | 16 Pin | 450 ns MAX |
| TMS 4050 | $4096 \times$ i Dynamic | Common bus | 18 Pin | 300 ns MAX |
| TMS 4051 | $4096 \times 1$ Drnamic | Dedicated bus | 18 Pin | 300 ns MAX |
| TMS 4060 | $4096 \times 1$ Dynamic | Dedicated bus | 22 Pin | 300 ns MAX |
| ROMS/PROMS |  |  |  |  |
| TMS 2708 | $1024 \times 8$ EROM |  | 24 Pin | 450 ns MAX |
| TMS 4700 | $1024 \times 8$ ROM |  | 24 Pin | 450 ns MAX |
| SN74S371 | $256 \times 8$ ROM |  | 20 Pin | 70 ns MAX |
| SN74S471 | $256 \times 8$ ROM |  | 20 Pin | 70 ns MAX |
| SN74S472 | $512 \times 8$ PROM |  | 20 Pin | 55 ns TYP |
| PERIPHERALS |  |  |  |  |
| TMS 9901 | PSI, Programmable | terface | 40 Pin |  |
| TMS 9902 | ACC, Asynchronous | ication Controller | 18 Pin |  |
| TMS 9903 | SCC, Sy nchronous | ation Controller | 20 Pin |  |
| TIM 9905 | Data multiplexer (SN |  | 16 Pin |  |
| TIM 9906 | Addressable latch ( |  | 16 Pin |  |
| TIM 9907 | Priority encoder (SN |  | 16 Pin |  |
| SN74S412 | 8-bit 1/O port |  | 24 Pin |  |
| TMS 6011 | UART |  | 40 Pin |  |
| SN74S241 | Bidirectional bus dri |  | 20 Pin |  |

## 7. SYSTEM DESIGN EXAMPLES

Figure 15 illustrates a typical minimum TMS 9981 system. Eight bits of input and output interface are implemented. No interface circuits are used for interrupt code thus providing for reset and one interrupt only. CKIN and OSCOUT are tied to a 10 MHz crystal to use the on-chip crystal oscillator. The memory system contains $1024 \times 8$ ROM and 256 $\times 8$ RAM. The package count for this system is 6 packages.

A maximum TMS 9980A/TMS 9981 system is illustrated in Figure 16. ROM and RAM are both shown for a total of 16,284 bytes of memory. The I/O interface support 2048 output bits and 2048 input bits. RESET, LOAD, and 4 interrupts are implemented on the interrupt interface lines. Optional external clock may be supplied on CKIN. Buss buffers, required for this maximally configured system, are indicated on the system buses.


FIGURE 15 - MINIMUM TMS 9980 SYSTEM


FIGURE 16 - MAXIMUM TMS 9980 SYSTEM
8. MECHANICAL DATA

### 8.1 TMS 9980A/TMS 9981 - 40-PIN CERAMIC PACKAGE



NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.
B. All linear dimensions are in inches.
8.2 TMS 9980A/TMS 9981 - 40-PIN PLASTIC PACKAGE


NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.
B. All linear dimensions are in inches.

## APPENDIX H

## TMS 9900 FAMILY MACHINE CYCLES

## H. 1 General Description of Machine Cycles

The TMS 9900 family of microprocessors execute a series of steps to perform an instruction or other operation. This basic step common to all operations is the machine cycle, which requires two clock cycles to execute. (Note: These machine cycles apply equally to the TMS 9980A/81 microprocessor, with the exception of the memory cycle as detailed below.) The TMS 9900 family machine cycles are divided into three categories described in the following paragraphs.

## H.1.1 ALU Cycle

The ALU cycle performs an internal operation of the microprocessor. The memory interface control signals and CRU interface control signals are not affected by the execution of an ALU cycle, which takes two clock cycles to execute.

## H.1.2 Memory Cycle

The memory cycle primarily performs a data transfer between the microprocessor and the external memory device. Appropriate memory bus control signals are generated by the microprocessor as a result of a memory cycle execution. The memory cycle takes $2+W$ (where $W$ is the number of wait states) clock cycles to execute.

In the TMS 9980A/81, which has an 8-bit data bus, the memory cycle is composed of two data transfers to move a complete 16 -bit word. The TMS $9980 \mathrm{~A} / 81$ memory cycle takes $4+2 \mathrm{~W}$ (where W is the number of wait states) clock cycles to execute. For the TMS 9980A/81 the following machine cycle sequences replace the memory sequences used in the instruction discussion.

## CYCLE

1 Memory Read/Write

2 Memory Read/Write

$$
\begin{aligned}
& \mathrm{AB}=\text { Address of most significant byte }(\text { A } 13=0) \\
& \mathrm{DB}=\text { Most significant byte } \\
& \mathrm{AB}=\text { Address of least significant byte }(\mathrm{A} 13=1) \\
& \mathrm{DB}=\text { Least significant byte }
\end{aligned}
$$

## H.1.3 CRU Cycle

The CRU cycle performs a bit transfer between the microprocessor and I/O devices. It takes two clock cycles to execute. The address of the CRU bit is set up during the first clock cycle. For an input operation
the CRUIN line is smpled by the microprocessor during the second clock cycle. For an output operation the data bit is set up on the CRUOUT line at the sume time the address is set up. The CRUCLK line is pulsed during the second clock eycle of the (RU output cycle. Please refer to the specific TMS 99XX microprocessor data manaal for timing diagrams.

The TMS 9900 executes its operations under the control of a microprogrammed control ROM. Hach microinstruction specifies a machine cycle. A microprogram specifies a seguence of machine eyches. The TMS 9900 executes a specific sequence of machine eycles for a specific operation. These seguences are detailed on the following pages. The information can be used by the systems designers to determine the bus contents and other interface behavior at various instants during a certain TMS 9900 operation. This description is mainained at the address bus (AD) and data bus (DB) levels.

## H. 2 TMS 9900 Machine Cycle Sequences

Most TMS 9900 instructions execution consists of two parts: 1) the data derivation and 2) operation execution. The data derivation sequence depends on the addressing mode for the data. Since the addressing modes are common to all instructions. the data derivation sequence is the same for the same addressing mode. regardless of the instruction. Therefore, the data derivation sequences are described first. These are then referred to in appropriate sequence in the instruction exceution deseription.

## H. 3 Terms and Definitions

The following terms are used in describing the instructions of the TMS 9900:

| TERM | DEFINITION |
| :--- | :--- |
| B | Byte Indicator (1 = byte, 0 = word) |
| C | Bit count |
| D | Destination address register |
| DA | Destination address |
| IOP | Immediate operand |
| PC | Program counter |
| Result | Result of operation performed by instruction |
| S | Source address register |
| SA | Source address |
| ST | Status register |
| STn | Bit $n$ of status register |
| SD | Source data register internal to the TMS 9900 microprocessor |
| W | Workspace register |
| SRn | Workspace register $n$ |
| (n) | Contents of $n$ |
| Ns | Number of machine cycles to derive source operand |
| Nd | Number of machine cycles to derive destination operand |
| AB | Address Bus of the TMS 9900 |
| DB | Data Bus of the TMS 9900 |
| NC | No change from previous cycle |

[^12]
## H. 4 Data Derivation Sequences

## H.4.1 Workspace Register

CYCLE
1
TYPE
Memory Read

## DESCRIPTION

$\mathrm{AB}=$ Workspace register address
DB $=$ Operand

## H.4.2 Workspace Register Indirect

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory Read |
| 2 | ALU |
| 3 | Memory Read |

## DESCRIPTION

$\mathrm{AB}=$ Workspace register address
DB $=$ Workspace register contents
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$A B=$ Workspace register content
DB = Operand

## H.4.3 Workspace Register Indirect Auto-Increment (Byte Operand)

| CYCLE | TYPE | DESCRIPTION |
| :---: | :--- | :--- |
| 1 | Memory Read | AB $=$ Workspace register address |
|  |  | DB $=$ Workspace register contents |
| 2 | ALU | AB $=$ NC |
|  |  | DB $=$ SD |
| 3 | Memory write | AB $=$ Workspace register address |
| 4 | Memory Read | DB $=$ (WRn) +1 |
|  |  | AB $=$ Workspace register contents |
|  |  | DB $=$ Operand |

## H.4.4 Workspace Register Indirect Auto-Increment (Work Operand)

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory write |
| 5 | Memory read |

DESCRIPTION
AB = Workspace register address
DB = Workspace register contents
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Workspace register address
DB $=(W R n)+2$
$\mathrm{AB}=$ Workspace register contents
DB $=$ Operand

## H.4.5 Symbolic

| CYCLE | TYPE |
| :---: | :---: |
| 1 | ALU |
| 2 | ALU |

DESCRIPTION
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

| cycle | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 3 | Memory read | $\mathrm{AB}=\mathrm{PC}+2$ |
|  |  | DB $=$ Symbolic address |
| 4 | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=0000_{16}$ |
| 5 | Memory read | $\mathrm{AB}=$ Symbolic address |
|  |  | DB $=$ Operand |
| H.4.6 Ind |  |  |
| cycle | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=$ Workspace register address |
|  |  | DB $=$ Workspace register contents |
| 2 | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | Memory read | $\mathrm{AB}=\mathrm{PC}+2$ |
|  |  | $\mathrm{DB}=$ Symbolic address |
| 4 | ALU | $\mathrm{AB}=\mathbf{P C}+2$ |
|  |  | DB $=$ Workspace register contents |
| 5 | Memory read | $\mathrm{AB}=$ Symbolic address + (WRn) |
|  |  | DB = Operand |

## H. 5 Instruction Execution Sequences

H.5.1 A, AB, C, CB, S, SB, SOC, SOCB, SZC, SZCB, MOV, MOVB, COC, CZC, XOR

## CYCLE <br> 1

2

TYPE
Memory read
ALU

Insert appropriate sequence for
Ns source data addressing mode, from the data derivation sequences
$3+\mathrm{Ns}$
ALU

Insert appropriate sequence for
$\mathrm{Nd} \quad$ destination data addressing mode from the data derivation sequences
$3+\mathrm{Ns}+\mathrm{Nd}$
$4+\mathrm{Ns}+\mathrm{Nd}$

ALU
Memory write
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
DESCRIPTION
$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{DA} \quad$ (Note 4)
DB $=$ Result

NOTES:

1) Since the memory operations of the TMS 9900 microprocessor family fetch or store 16 -bit words, the source and the destination data fetched for byte operations are 16 -bit words. The ALU operates on
the specified bytes of these words and modifies the appropriate byte in the destination word. The adjacent byte in the destination word remains unaltered. At the completion of the instruction, the destination word, consisting of the modified byte and the adjacent unmodified byte, is stored in a single-memory write operation.
2) For MOVB instruction the destination data word (16 bits) is fetched. The specified byte in the destination word is replaced with the specified byte of the source-data word. The resultant destination word is then stored at the destination address.
3) For MOV instruction the destination data word ( 16 bits) is fetched although not used.
4) For C, CB, COC, CZC instructions cycle $4+N_{s}+N_{d}$ above is an ALU cycle with $A B=D A$ and $D B=S D$.

## H.5.2 MPY (Multiply)

| CYCLE | TYPE |
| :---: | :---: |
| 1 | Memory read |
| 2 | ALU |

## DESCRIPTION

$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
Ns $\quad \begin{aligned} & \text { Insert appropriate data derivation } \\ & \text { sequence according to the source }\end{aligned}$ data (multiplier) addressing mode

| $3+\mathrm{Ns}$ | ALU | $A B=N C$ |
| :---: | :---: | :---: |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4+Ns | Memory read | $\mathrm{AB}=$ Workspace register address |
|  |  | DB $=$ Workspace register contents |
| 5+Ns | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $6+$ Ns | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | DB $=$ Multiplier |
| 7+Ns |  | Multiply the two operands |
|  | 16 ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | DB $=$ MSH of partial product |
| $22+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Workspace register address |
|  |  | $\mathrm{DB}=\mathrm{MSH}$ of the product |
| $23+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{DA}+2$ |
|  |  | DB $=$ MSH of product |
| $24+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=\mathrm{DA}+2$ |
|  |  | DB $=$ LSH of the product |

H.5.3 DIV (Divide)

CYCLE
1
2

TYPE
Memory read
ALU

DESCRIPTION
$\mathrm{AB}=\mathrm{PC}$
DB = Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
cycle
TYPE

Insert appropriate data derivation
Ns
$3+$ Ns
$4+\mathrm{Ns}$

5+Ns
$6+N s$
$7+N$
$8+N$
$9+\mathrm{Ns} \quad$ ALU
sequence according to the source data (divisor) addressing mode

ALU

Memory read

ALU

ALU

Memory read

ALU

DESCRIPTION
$\mathrm{AB}=\mathbf{N C}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of workspace register
$\mathrm{DB}=$ Contents of workspace register
(Check overfiow)
$\mathrm{AB}=\mathrm{NC}$
DB $=$ Divisor
(Skip) if overflow to next instruction fetel
$\mathbf{A B}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{DA}+2$
$\mathrm{DB}=$ Contents of DA+2
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

Divide sequence consisting of Ni cycles where $48 \leqslant \mathrm{Ni} \leqslant 32$. Ni is data dependent

AL.U

Memory write

ALU

Memory write
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$D B=S D$
$\mathrm{AB}=$ Workspace register address
$\mathrm{DB}=$ Quotient
$\mathrm{AB}=\mathrm{DA}+2$
$\mathrm{DB}=$ Quatient
$\mathrm{AB}=\mathrm{DA}+2$
$\mathrm{DB}=$ Remainder

## H.5.4 XOP

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Menory read |
| 2 | ALU |

## DESCRIPTION

$\mathrm{AB}=\mathrm{PC}^{\mathbf{C}}$
$D B=$ Instruction
Instruction decode $\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SA}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

| $\begin{gathered} \mathrm{CYCLE} \\ 6+\mathrm{Ns} \end{gathered}$ | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
|  | Memory read | $\mathrm{AB}=40_{16}+4 \mathrm{xD}$ |
|  |  | DB $=$ New workspace pointer |
| $7+\mathrm{Ns}$ | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SA}$ |
| $8+N s$ | Menory write | $\mathrm{AB}=$ Address of WRII |
|  |  | $\mathrm{DB}=\mathrm{SA}$ |
| 9+Ns | ALU | $\mathrm{AB}=$ Address of WR15 |
|  |  | DB $=$ SA |
| $10+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of workspace register 15 |
|  |  | DB $=$ Status register contents |
| $11+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| $12+\mathrm{Ns}$ | Memory write | AB = Address of workspace register 14 |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| $13+\mathrm{Ns}$ | ALU | AB = Address of WR. 13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $14+\mathrm{Ns}$ | Memory write | AB = Address of workspace register 13 |
|  |  | DB $=W \mathbf{W}$ |
| $15+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $16+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=42_{16}+4 \times \mathrm{D}$ |
|  |  | DB $=$ New PC |
| $17+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

## H.5.5 CLR, SETO, INV, NEG, INC, INCT, DEC, DECT

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Source data address |
|  |  | DB $=$ Modified source data |

NOTE: The operand is fetched for CLR and SETO although not used.
H.5.6 ABS

| CYCLE | TYPE |
| :---: | :---: |
| 1 | Memory read |
| 2 | ALU |

## DESCRIPTION

$\mathbf{A B}=\mathbf{P C}$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| :---: | :---: | :---: |
| $3+\mathrm{Ns}$ | ALU | Test source data |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4+Ns | ALU | Jump to $5^{\prime}+\mathrm{Ns}$ if data positive |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $5+\mathrm{ns}$ | ALU | Negate source |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| ${ }^{6}+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Source data address |
|  |  | DB $=$ Modified source data |
| $5^{\prime}+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| H.5.7 $X$ |  |  |
| cycle | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Insiruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert the appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

NOTE: Add sequence for the instruction specified by the operand.
H. 5.8 B

| CYCLE | TYPE | DESCRIPTIO |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instr |
| 2 | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

NOTE: The source data is fetched, although it is not used.

| $\begin{gathered} \text { CYCLE } \\ 1 \end{gathered}$ | TYPE <br> Memory read | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
|  |  | AB | $=\mathrm{PC}$ |
|  |  | DB | $=$ Instruction |
| 2 | ALU | AB | $=\mathrm{NC}$ |
|  |  | DB | $=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |  |
| $3+\mathrm{Ns}$ | ALU | AB | $=\mathrm{NC}$ |
|  |  | DB | $=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | ALU | AB | $=$ Address of WR11 |
|  |  | DB | $=\mathrm{SD}$ |
| $5+\mathrm{Ns}$ | Memory write | AB | $=$ Address of WR11 |
|  |  |  | $=\mathrm{PC}+2$ |

NOTE: The source data is fetched although it is not used.

## H.5.10 BLWP

| cycle | TYPE |
| :---: | :---: |
| 1 | Memory read |
| 2 | ALU |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |
| $3+\mathrm{Ns}$ | ALU |
| $4+\mathrm{Ns}$ | ALU |
| $5+\mathrm{Ns}$ | Memory write ${ }^{\text {P }}$ |
| $6+\mathrm{Ns}$ | ALU |
| $7+\mathrm{Ns}$ | Memory write |
| $8+\mathrm{Ns}$ | ALU |
| $9+\mathrm{Ns}$ | Memory write |
| $10+\mathrm{Ns}$ | ALU |
| $11+\mathrm{Ns}$ | Memory read |
| $12+\mathrm{Ns}$ | ALU |

## DESCRIPTION

$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$D B=S D$
$\mathrm{AB}=$ Address of WR 15
$\mathrm{DB}=\mathrm{NC}$
$\mathrm{AB}=$ Address of workspace register 15
$\mathrm{DB}=$ Status register contents
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{PC}+2$
$\mathrm{AB}=$ Address of workspace register 14
$\mathrm{DB}=\mathrm{PC}+2$
$\mathrm{AB}=$ Address or workspace register 13
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of workspace register 13
$\mathrm{DB}=\mathrm{WP}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of new PC
$\mathrm{DB}=$ New PC
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

| ( YCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $D B=S D$ |
| Ns | Insert appropriate data derivation sequence |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $5+\mathrm{Ns}$ | ALU | $\mathrm{AB}=$ Address of WR12 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $6+\mathrm{Ns}$ | ALU | $\mathrm{AB}=$ Address of WR12 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $7+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=$ Address of WR12 |
|  |  | $\mathrm{DB}=$ Contents of WR12 |
| $8+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
|  | Enable CRUCLK. Shift next bit onto CRUOUT line. |  |
|  | Increment CRU bit address on AB . Iterate this sequence | $\begin{aligned} \mathrm{AB}= & \text { Address }+2 \\ & \text { Increments } \mathrm{C} \text { Times } \end{aligned}$ |
| C | $C$ times, where $C$ is number of bits to be transferred. | $\mathrm{DB}=\mathrm{SD}$ |
| $9+$ Ns + C | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| H.5.12 STCR |  |  |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=$ Address of WR12 |
|  |  | $\mathrm{DB}=$ Contents of WR12 |
| $5+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |



NOTE: For STCR instruction the 16 -bit word at the source address is fetched. If the number of CRU bits to be transferred is $\leqslant 8$, the CRU data is right justified (with zero fill) in the specified byte of the source word and source data word thus modified is then stored back in memory. If the bits to be transferred is $>8$ then the source data fetched is not used. The CRU data in this case is right justified in 16 -bit word which is then stored at the source address.

## H.5.13 SBZ, SBO

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory read |
| 5 | ALU |
| 6 | CRU |

> DESCRIPTION $\mathrm{AB}=\mathrm{PC}$ $\mathrm{DB}=$ Instruction $\mathrm{AB}=\mathrm{NC}$ $\mathrm{DB}=\mathrm{SD}$ $\mathrm{AB}=\mathrm{NC}$ $\mathrm{DB}=\mathrm{SD}$ $\mathrm{AB}=\mathrm{Address}$ of WR12 $\mathrm{DB}=$ Contents of WR12 $\mathrm{AB}=\mathrm{NC}$ $\mathrm{DB}=\mathrm{SD}$ $\mathrm{Set} \mathrm{CRUOUT}=0$ for SBZ Enable CRUCLK

DESCRIPTION
$\mathrm{AB}=\mathrm{CRU}$ bit address
$D B=S D$
H.5.14 TB

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | DB $=$ SD |
| 3 | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | Memory read | $\mathrm{AB}=$ Address of WR12 |
|  |  | DB $=$ Contents of WR12 |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 6 | CRU | Set ST( 2 ) = CRUIN |
|  |  | $\begin{aligned} & \mathrm{AB}=\text { Address of CRU bit } \\ & \mathrm{DB}=\mathrm{SD} \end{aligned}$ |

H.5.15 JEQ, JGT, JH, JHE, JL, JLE, JLT, JMP, JNC, JNE, JNO, JOC, JOP

## CYCLE <br> 1

TYPE
Memory read
ALU
ALU

4

5
ALU
H.5.16 SRA, SLA, SRL, SRC

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | Memory read |
| 4 | ALU |
|  |  |
| 5 | ALU |

5
ALU

DESCRIPTION
$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
Skip to cycle \#5 if TMS 9900 status satisfies the specified jump condition
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$A B=N C$
$\mathrm{DB}=$ Displacement value
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

DESCRIPTION
AB $=$ PC
DB $=$ Instruction
AB $=$ NC
DB $=$ SD
AB $=$ Address of the workspace register
DB $=$ Contents of the workspace register
Skip to cycle \#9 if $\mathbf{C} \neq 0$
$C=$ Shift count
AB $=N C$
$D B=S D$
$A B=N C$
$D B=S D$

CySLE
6
TYPE
Memory read
7 ALU
8
ALU

9

C

9+C
Memory write
$10+C$
9+C Menory write

Shift the contents of the specified
C workspace register in the specified direction by the specified number of bits. Set appropriate status bits.

CYCLE
6

7

## H.5.19 LI

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory read |
| 5 | ALU |
| 6 | Memory write |

H.5.20 LWPI

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory read |
| 5 | ALU |

H.5.21 LIMI

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Menory read |
| 5 | ALU |
| 6 | ALU |
| 7 | ALU |

DESCRIPTION
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}^{\prime}$
$\mathrm{DB}=\mathrm{SD}$

DESCRIPTION
$\mathrm{AB}=\mathrm{PC}$
$D B=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{PC}+2$
$\mathrm{DB}=$ Immediate operand
$\mathrm{AB}=$ Address of workspace register
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of workspace register
DB = Immediate operand

DESCRIPTION
$A B=P C$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{PC}+2$
$\mathrm{DB}=$ Immediate operand
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory write |

DESCRIPTION
$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of workspace register
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of the workspace register
DB $=$ TMS 9900 internal register contents (WP or ST)
H.5.23 CKON, CKOF, LREX, RSET

| CYCLE | TYPE <br> 1 |
| :---: | :--- |
| 2 | Memory read |

## DESCRIPTION

$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
Enable CRUCLK
$\mathrm{AB}=$ External instruction code
$\mathrm{DB}=\mathrm{SD}$
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$

## H.5.24 IDLE

CYCLE
1
2
3
4

5

6

ALU
ALU
TYPE
Memory read
ALU
ALU
CRU

ALU

## DESCRIPTION

$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
Enable CRUCLK
$\mathrm{AB}=$ Idle code
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{NC}$

## H. 6 Machine-Cycle Sequences in Response to External Stimuli

## H.6.1 RESET

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1* | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=0$ |
|  |  | $\mathrm{DB}=0$ |
| 4 | Memory read | $\mathrm{AB}=0$ |
|  |  | DB $=$ Workspace pointer |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | DB $=$ Status |
| 6 | Memory write | $\mathrm{AB}=$ Address of WR15 |
|  |  | DB $=$ Contents of Status register |
| 7 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}$ |
| 8 | Memory write | $\mathrm{AB}=$ Address of workspace register 14 |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| 9 | ALU | $\mathrm{AB}=$ Address of WR13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 10 | Memory write | $\mathrm{AB}=$ Address of workspace register 13 |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| 11 | ALU | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 12 | Memory read | $\mathrm{AB}=2$ |
|  |  | DB $=$ New PC |
| 13 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

H.6.2 LOAD

## CYCLE

1**
2
3
4
5
6

7

8

TYPE
ALU
Memory read
ALU
Memory write
ALU
Memory write
ALU
Memory write

DESCRIPTION
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{FFFC}_{16}$
$\mathrm{DB}=$ Contents of $\mathrm{FFFC}_{16}$
$\mathrm{AB}=\mathrm{NC}$
DB $=$ Status
$\mathrm{AB}=$ Address WR15
$\mathrm{DB}=$ Contents of status register
$A B=N C$
$\mathrm{DB}=\mathrm{PC}$
$\mathrm{AB}=$ Address of workspace
$\mathrm{DB}=\mathrm{PC}+2$
$\mathrm{AB}=$ Address of WR13
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of workspace register 13
$D B=W P$

[^13]
## CYCLE

9
TYPE
ALU

10
11 ALU
Memory Read
ALU

## H.6.3 Interrupts

CYCLE
1*
2
3
4
5
6
7
8
9
10

11

DESCRIPTION
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{FFFE}$
$\mathrm{DB}=$ New PC
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

DESCRIPTION
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$A B=$ Address of interrupt vector
$\mathrm{DB}=\mathrm{WP}$
$A B=N C$
DB $=$ Status
$\mathrm{AB}=$ Address of WR 15
DB $=$ Status
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{PC}$
$\mathrm{AB}=$ Address of workspace register 14
$D B=P C+2$
$\mathrm{AB}=$ Address of WR13
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of workspace register 13
$\mathrm{DB}=\mathrm{WP}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$A B=$ Address of second word of interrupt vector
$\mathrm{DB}=$ New PC
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$


Figure H-1. ALU Cycle


Figure H-2. CRU Cycle


Figure H-3. TMS 9900 Memory Cycle (No Wait States)


READY


A0001 191

Figure H-4. TMS 9980A/81 Memory Cycle (No Wait States)

PARTS LIST FOR TM 990/U89 MICROCOMPUTER

TM 990/U89 PARTS LIST (Sheet 1 of 2)


| Symbol | Description | Qty |
| :---: | :---: | :---: |
| U01, U07 | Network, SN7416N | 2 |
| U02 | IC, SN74LS2987N, quad 2-input multiplexer | 1 |
| U03 | Network, SN74LS109N | 1 |
| U04 | Network, SN74LS112N | 1 |
| U05, U08 | Network, 74LS145 | 2 |
| U06, U13 | Network, SN74LSOON | 2 |
| U09, U12 | Resistor, $10.0 \mathrm{Kilohm}, \mathrm{pullup}$,16 pins, DIL | 2 |
| U10, U11 | TMS 9901 Programmable system interface | 2 |
| U14, U28 | Network, SN74LSO4N | 2 |
| U15 | Network, SN74LS08N | 1 |
| U16 | Resistor, 1.0 Kilohm, pullup, 16 pins, DIL | 1 |
| U17 | Resistor network, 2.2 Kilohm, 2\% | 1 |
| U19 | Microprocessor, MP 9529 | 1 |
| U20, U22 | IC, 2114, $1024 \times 4$-bit static RAM | 2 |
| U24 | Network, SN7425N | 1 |
| U25 | Network, SN74LS27N | 1 |
| U29 | IC, SN74LS123N, monostable multivibrator | 1 |
| U33 | ROM with UNIBUG monitor | 1 |
| U34 | Network, SN74LS139N | 1 |
| U35 | Network, SN74LS32N | 1 |
| U36 | Network, SN75189AN, quad line receiver (MC1489AL) | 1 |
| U38 | IC, RC4558P operational amplifier | 1 |
| U39 | Resistor pack, 390 ohms | 1 |
| U40, U4 1 | Transistor network, MPQ2907 | 1 |
| VR 1 | IC, voltage regulator (UA7905C, MC7905CP) | 1 |
| Y1 | Crystal, 8.000 MHz, quartz (No. Eng. HC189/uNE-18) | 1 |
|  | Sound Disk: (P/N SK160: Gulton Indst., Box 4300, Fullerton, CA P/N 60993: Vernitron, 232 Forbes Rd, Redford, OH | or |

In the page number list of this alphabetical index, subject matter is covered by a table if a $T$ precedes the page number, or is covered by a figure if an $F$ precedes the page number.
ACI Connector Pins ..... F2-9
Address Bus ..... 8-3
Addressing Modes ..... 5-12
Addressing Onboard LEDs ..... F7-9
AORG Directive ..... 6-1
Applicable Documents ..... 1-7
Arithmetic Greater Than Bit ..... 5-4
ASCII CODE Appendix
Assembled Object Code ..... 4-8
Assembler Action ..... 4-2
ASSEMBLER DIRECTIVES Section 6
Assembler Execute (A) ..... 3-6
Assembler Execute with Current Symbol Table (B) ..... 3-6
Asynchronous Communications, EIA. ..... 9-3
Asynchronous Communications, TTY ..... 9-4
Audio Cassette Interface ..... 8-25
AUDIOIN vs. RDATA ..... F10-7
BINARY, DECIMAL, AND HEXADECIMAL NUMBERING Appendix D
BLWP Example ..... F5-34
BSS Directive ..... 6-2
Calling the Assembler ..... 4-3
Cancel Source Statement Being Input ..... 4-2
Carry Bit ..... 5-4
Cassette READ Circuit. ..... F8-26
Cassette WRITE Circuit ..... F8-25
CKIN vs. Clock Phase $\varnothing 3-$ ..... F10-4
Clock Oscillator ..... 8-4
Clock Phase $\varnothing 3$ - vs. CRUCLK ..... F10-6
Clock Phase $\varnothing 3$ - vs. DBIN ..... F10-5
Clock Phase ø3- vs. IAQ. ..... F10-5
Clock Phase $\varnothing 3$ - vs. MEMEN- ..... F10-4
Clock Phase 63 - vs. WE- ..... F10-6
Command Syntax Conventions ..... T3-2
Comment Field ..... 4-8
Comments ..... 4-1
Communication Interrupts ..... 9-6
Communications I/O Map ..... T8-27
Communications Interrupt Modification ..... T9-6
Comparison of Jumps, Branches, and XOPs ..... 5-40
Comparison of Jumps, Branches, XOPs ..... T5-40
Connector P-5 Pin Assignments ..... F7-11
Control Bus Functions ..... T8-3
Control Bus ..... 8-3
CRU Address Decoding Logic. ..... F8-19
CRU Address Map ..... T7-3
CRU Addressing ..... 7-2
CRU Base and Bit Address ..... F7-3
CRU Bit Address ..... 7-4
CRU Bits Inspected by C Command ..... F3-1
CRU Bus ..... 8-3
CRU Hardware Base Address ..... 7-4
CRU Inspect/Change (C) ..... 3-7
CRU Instructions ..... 7-7
CRU Single-Bit Instructions ..... 5-26
CRU Software Base Address. ..... 7-4
CRU Timing ..... 7-5
Data Bus ..... 8-1
DATA Directive ..... 6-2
data terminal hookup Appendix I
Direct Register Addressing ( $\mathrm{T}=\mathrm{OO}_{2}$ ) ..... 5-12
Direct Register Addressing Examples ..... F5-13
Directive Formats ..... 6-1
Display Character Font ..... T2-7
Display Driver Circuitry ..... F8-23
Display Left Operation. ..... F2-5
Display Left ..... 2-5
Display Right Operation ..... F2-5
Display Right ..... 2-5
Display Segment Designation ..... F2-8
Display Segment Designation. ..... F8-21
Dump Memory to Cassette (D) ..... 3-8
Dynamic Checks. ..... $10-2$
Echo Character (XOP 11) ..... 3-17
END Directive ..... 6-2
Entering Instructions ..... 4-3
EQU Directive ..... 6-3
Equal Bit ..... 5-4
Errors in Assembling ..... 4-6
Example Operation ..... 2-10
Execute to Breakpoint (E) ..... 3-9
Exiting to the Monitor. ..... 4-3
Expansion Data Bus Control Logic. ..... F8-18
Expressions. ..... 4-2
Extended Operation Bit ..... 5-5
External I/O Port ..... F8-28
External I/O Port ..... 8-27
External Instruction Decode. ..... F8-7
External Instruction Decoding ..... 8-4
External Instruction Results ..... T8-8
External Terminal Hook Up ..... F2-6
External Terminal Use ..... 2-5
Format 1 Instructions ..... 5-22
Format 2 Instructions ..... 5-24
Format 3/9 Instructions ..... 5-26
Format 4 (CRU Multibit) Instructions ..... 5-29
Format 5 (Shift) Instructions ..... 5-30
Format 6 Instructions ..... 5-31
Format 7 (RTWP, Control) Instructions ..... 5-34
Format 8 (Immediate, Internal Register Load/Store) ..... 5-36
Format 9 (XOP) Instruction ..... 5-38

## INDEX (Continued)

General Specifications ..... 1-2
General, Assembler Directives ..... 6-1
General, I/O and Interrupt Programming Using the CRU ..... 7-1
General, Instruction Set for the TM 990/U89 ..... 5-1
General, Introduction ..... 1-1
General, Section 2 ..... 2-1
General, Symbolic Assembler ..... 4-1
General, UNIBUG Monitor ..... 3-1
Glossary ..... 1-5
Hardware Registers ..... 5-2
I/O AND INTERRUPT PROGRAMMING USING THE CRU Section 7
I/O CABLES AND CONNECTORS Appendix J
I/O Programming with the TMS 9901 ..... 7-18
Immediate Addressing ..... 5-18
Immediate Register Instructions ..... 5-36
Indirect Register Addressing ( $\mathrm{T}=01_{2}$ ) ..... 5-12
Indirect Register Addressing Examples ..... F5-14
Indirect Register Autoincrement Address ( $\mathrm{T}=11_{2}$ ) ..... 5-14
Indirect Register Autoincrement Addressing Example. ..... F5-15
Input-Output Options ..... 9-3
Input-Output ..... 8-18
INSTALLATION AND OPERATION Section 2
Instruction Description Terms ..... T5-18
Instruction Formats and Addressing Modes ..... 5-7
INSTRUCTION SET FOR THE TM 990/U89 Section 5
Instruction Set, Alphabetical Index. ..... T5-19
Instruction Set, Numerical Index ..... T5-21
Instructions for TM 990/U89 ..... 5-18
Internal Register Load Immediate Instructions ..... 5-36
Internal Register Store Instructions ..... 5-36
Interrupt Example Program ..... F7-30
Interrupt Function, Vector, and Mask Values ..... T7-29
Interrupt Path. ..... F7-28
Interrupt Signal Flow ..... F8-9
Interrupt Sources ..... T8-9
Interrupt Vector Memory Map ..... T7-32
Interrupts. ..... 8-8
Introduction, Theory of Operation ..... 8-1
Introduction, Troubleshooting Suggestions ..... 10-1
Introduction, User Options ..... 9-1
INTRODUCTION Section 1
Jump Instructions ..... 5-24
Jump to Start of Expansion EPROM (J) ..... 3-10
Keyboard and Display Interface Block Diagram ..... F8-21
Keyboard and Display Interface ..... 8-20
Keyboard Description ..... 2-2
Keyboard Interface ..... F8-24
Keyboard Use ..... 2-2
Keyboard ..... 2-2
L.E.D. Display ..... 2-8
Label Field ..... 4-8
Labels and Comments ..... 4-1
Labels ..... 4-1
LDCR Byte Execution to TMS 9901 ..... F7-22
LDCR Byte Transfer Example ..... F7-18
LDCR Byte Transfer ..... F7-13
LDCR Example Program. ..... F7-17
LDCR Word Execution to TMS 9901 ..... F7-21
LDCR Word Transfer Example ..... F7-16
LDCR Word Transfer ..... F7-13
LED Disconnection Modification ..... T9-6
List of Materials, EIA Option. ..... T9-3
List of Materials, Offboard Memory Expansion. ..... T9-3
List of Materials, System Frequency Modification ..... T9-6
List of Materials, TTY Option ..... T9-4
Listing and Source Statement Fields. ..... F4-8
Listing Format ..... 4-7
LOAD Interrupt Generator and Power-Up RESET Circuit ..... F8-11
Load Memory From Cassette (L) ..... 3-11
LOAD Switch. ..... 2-6
LOAD Timing ..... F8-13
Location Counter. ..... 4-8
Logical Greater Than Bit ..... 5-4
Manual Organization ..... 1-1
Memory Address Decoding ..... F8-16
Memory Address Decoding ..... 8-14
MEMORY DATA SHEETS ..... B
Memory Expansion ..... 8-14
Memory Inspect/Change (M) ..... 3-5
Memory Map ..... F5-2
Memory Options ..... 9-1
Memory Partitioning Signals ..... F8-16
Memory ..... 8-14
Multiplt Bit CRU Operations ..... 7-11
New Line Request (RET) ..... 3-14
Odd Parity Bit ..... 5-5
Off-Board Cassete Relay ..... 9-4
Off-Board CPU Expansion ..... 9-5
Off-Board Memory Expansion ..... 9-3
On-Board Cassette Relay ..... 9-4
On-Board EPROM, 1K Bytes ..... 9-1
On-Board EPROM, 2 K Bytes ..... 9-1
On-Board EPROM, 4K Bytes ..... 9-3
On-Board LED Disconnection ..... 9-5
On-Board RAM Expansion ..... 9-1
Op Code Field. ..... 4-8
op Codes (Alphabetical) ..... T5-9
Op Codes by Format ..... T5-10
Operand Field ..... 4-8
Operation of Assembler ..... 4-3
Operation ..... 2-2
Overflow Bit ..... 5-5
PARTS LIST FOR TM 990/U89 MICROCOMPUTER Appendix K
Photo Interpretation Guide ..... F10-2
Power Supply Hook Up ..... F2-1
Power Supply Requirements ..... T2-1
Power Up Initialization Flow Chart ..... F2-4
Power Up Procedure ..... 2-1
Power-Up Sequence Timing ..... F8-12
Principal TM 990/U89 Components ..... F1-3
Processor Options ..... 9-6
Processor ..... 8-4
Program Counter (PC) ..... 5-2
Program Counter Inspect/Change (P) ..... 3-11
Program Counter Relative Addressing ..... 5-18
Program Example ..... 3-2
Programming the TMS 9901 for Interrupts ..... 7-28
Programming the TMS 9901 Timer ..... 7-27
Pseudo Instruction ..... 4-7
RAM READ Cycle Timing. ..... F8-17
RAM WRITE Cycle Timing ..... F8-17
Read Hexadecimal Word from Terminal (XOP 9) ..... 3-16
Read One Character from Terminal (XOP 13) ..... 3-18
Recorder and ACI Connections ..... T2-9
Recorder Considerations ..... 2-9
Required Equipment ..... 2-1
SCHEMATICS Appendix A
Serial Communications Port. ..... 8-26
Set CRU Bit at TMS 9901 ..... F7-26
Shift ..... 2-5
Shifted Key Code Designation ..... F2-3
Single Bit CRU Operations. ..... 7-7
Single Step (S) ..... 3-13
Software Registers ..... 5-5
Sound Disk. ..... 8-26
Special Keys Description ..... 2-5
Static Checks. ..... 10-1
Status Bit Summary ..... 5-5
Status Bits Affected by Instructions ..... T5-6
Status Register (ST) ..... 5-4
Status Register Inspect/Change (F) ..... 3-10
Status Register. ..... F5-4
STCR Byte Execution to TMS 9901 ..... F7-24
STCR Byte Transfer ..... F7-15
STCR Word Execution to TMS 9901 ..... F7-23
STCR Word Transfer ..... F7-15
Supply Voltage Operational Limits ..... T10-2
SYMBOLIC ASSEMBLER. Section 4
Symbolic Memory Addressing Examples ..... F5-16
Symbolic Memory Addressing, Indexed ( $\mathrm{T}=1 \mathrm{O}_{2}$ ) ..... 5-17
Symbolic Memory Addressing, Indexed Example ..... F5-17
Symbolic Memory Addressing, Not Indexed ( $\mathrm{T}=1 \mathrm{O}_{2}$ ) ..... 5-15
System Architecture ..... 8-1
System Block Diagram ..... F1-4
System Block Diagram. ..... F8-2
System Buses ..... 8-1
System Clock Frequency ..... 9-6
System CRU Map ..... F8-19
System I/O Port ..... 8-20
System Memory Map. ..... F8-15
System Port I/O Map ..... T8-22
Terminal Load/Dump Option (\$) ..... 3-14
Test CRU Bits at TMS 9901 ..... F7-25
TEXT Directive ..... 6-3
THEORY OF OPERATION Section 8
TM 990/U89 Board Layout ..... F9-1
TM 990/U89 Instruction Formats ..... F5-8
TM 990/U89 Symbolic Assembler Listing ..... 4-7
TMS 9900 FAMILY MACHINE CYCLES Appendix H
TMS 9901 CRU Select Bit Assignments. ..... T7-20
TMS 9901 PROGRAMMABLE SYSTEMS INTERFACE Appendix E
TMS 9901 Timer Example Program ..... F7-28
TMS 9902 ASYNCHRONOUS COMMUNICATIONS CONTROLLER DATA MANUAL Appendix $F$
TMS 9980 CRU Interface Timing ..... F7-6
TMS 9980A CPU Flow Chart ..... F8-6
TMS 9980A Internal Architecture ..... F8-5
TMS 9980A Interrupt Decoding ..... T8-8
TMS 9980A Signals ..... F8-7
TMS 9980A with RAM/ROM Memory ..... F5-3
TMS 9980A/TMS 9981 MICROPROCESSOR DATA MANUAL Appendix G
Translate Characters into ASCII Code Using Single Quotes ..... 4-2
Troubleshooting Procedure. ..... 10-1
TROUBLESHOOTING SUGGESTIONS Section 10
Typewriter Program (T) ..... 3-5
Typical Application TMS 9902 ACC ..... F7-1
Typical TMS 9901 Programmable System Interface Application ..... F7-2
UNIBUG MONITOR ..... Section 3
UNIBUG Commands ..... T3-1
UNIBUG Commands ..... 3-1
UNIBUG Error Message ..... 3-19
Unshifted Key Code Designation ..... F2-3
Use Dollar Sign to Indicate "At This Location" ..... 4-1
User Accessible Utilities ..... T3-14
User Accessible Utilities ..... 3-14
User I/O Port ..... 8-18
User Memory ..... 5-1
USER OPTIONS ..... 9
User Port I/O Map ..... T8-20
Using Audio Cassette Interface (ACI) ..... 2-8
VC11 vs. RESET- ..... F10-3
Visual Checks. ..... 10-1
WDATA vs. AUDIO OUT ..... F10-7
Workspace Example ..... F5-7
Workspace Pointer (WP) ..... 5-2
Workspace Pointer Inspect/Change (W) ..... 3-13
Workspace Register Inspect/Change (R) ..... 3-12
Write Four Hexadecimal Characters to Terminal (XOP 10) ..... 3-17
Write Message to Terminal (XOP 14) ..... 3-19
Write One Character to Terminal(XOP 12) ..... 3-18
Write One Hexidecimal Character to Terminal (XOP 8) ..... 3-16
XOP Example. ..... F5-39


[^0]:    * See Section 8 for an explanation detailing the installation of the serial communications port and interface circuitry.

[^1]:    *NOTES

    1. The op code value for Format 1 instructions was obtained by combining the 3 -bit op code and the 1 -bit byte field.
    2. To obtain the op code (hex value) for a particular instruction, divide the op code bits into groups of four starting at the left and convert each group into its hex equivalent (supply zeroes to complete any incomplete block of four).
[^2]:    *The meaning of the values on the address lines is determined by the control signal MEMEN-. When MEMEN- is active (low) the address lines contain a memory address. When MEMEN- is inactive (high) the address lines contain a CRU address.

[^3]:    *P5 - Connector P5; U10 = User TMS 9901

[^4]:    * The TMS 4045 RAM (which can tolerate up to 10 percent power supply noise) can be substituted for the TMS 4014 RAM (which can tolerate up to 5 percent power supply noise).

[^5]:    ${ }^{\prime} \mathrm{A} l$ typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal vortages.

[^6]:    *NOTE: All voltage values are referenced to $V_{S S}$

[^7]:    - Operand is compared to zero for status bit.

    TIf additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the TMS g900 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

[^8]:    *Execution time is dependent upon the partial quotient after each clock cycle during execution.
    ***The letters $A$ and $B$ refer to the respective tables that folfow.

[^9]:    - All typical values are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.

[^10]:    - This allows a system speed of 1.5 MHz to 2 MHz .

[^11]:    * Requires remote device control and 1200 baud EIA interface option on 733 ASR.

[^12]:    *NOTE: The contents of the SD register remain latched at the last value written by the processor unless changed by the ALU. Therefore, during all memory read or ALU machine cycles the SD register and hence the data bus will contain the operand last written to the data bus by the CPU or the results of the last ALU cycle to have loaded the SD register.

[^13]:    *Occurs immediately after RESET is released.
    **Occurs immediately after last clock cycle of preceding instruction.

