As you are now the owner of this document which should have come to you for free, please consider making a donation of £1 or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here <u>https://blunham.com/Misc/Texas</u>

Many thanks.

Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website <u>https://blunham.com/</u>, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: <u>https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin</u>

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (<u>https://blunham.com/Misc/Texas</u>). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.

Colin Hinson In the village of Blunham, Bedfordshire.

I put a lot of time into producing these files which is why you are met with this page when you open the file.



TEXAS INSTRUMENTS

TM 990/203 Dynamic RAM Expansion Memory Module

MICROPROCESSOR SERIES[™]

Colin Hurson

June 1980

TABLE OF CONTENTS

SECTION

P/	AGE
----	-----

1.	INTR	ODUCTION	I second s	
	1.1	General		. 1-1
	1.2	Manual	Organization	. 1–1
	1.3	Specifi	cations	1- 3
	1.4	Applica	able Documents	. 1-2
2.	INST	ALLATION	N AND OPERATION	~ .
	2.1	General	L	• 2-1
	2.2	Require	ed Equipment	. 2-1
	2.3	Unpacki	ing	. 2-1
	2.4	Initial		• 2-1
		2.4.1	Module Installation and Hookup	• 2-1
		2.4.2	Memory Mapping	. 2-4
		2.4.2.	Memory Configuration Example	• 2-7
		2.4.2.2	2 Memory Configuration Example: Extended Addressing	. 2-10
		2.4.3	Jumper Positions and Options	. 2-10
		2.4.3.	Select Wait State	. 2-17
		2.4.3.2	2 Cycle Steal and Transparent Refresh	. 2-17
		2.4.3.	Bank Select Circuitry	. 2-18
		2.4.3.4	Address Bus Jumpers	. 2-18
	2.5	Operat:	ion	. 2-18
		2.5.1	Operation Without Parity	. 2-18
		2.5.2	Operation With Parity	. 2-19
		2.5.3	General	. 2-19
2	ຠຏຬຨ		σεράφτοΝ	
3.	2 1	General	PERATION	21
	ا • ر	2 1 1	RAM Area	· 3_1
		3.1.2	Parity Logic	. 3_1
		3.1.3	Memory Controller	· J=1
		3.1.4	Data Buffers	. 3_1
		3.1.5	Data Multiplever and Latch	. 3-1
		3.1.6	Wait State Logic	. 3-3
		3.1.7	Address and Select Logic	•]=]
		3.1.8	Memory Refresh	. 3-3
	3.2	Memory	Cvole Flow Chart	3_1
	3.3	Refres	h	. 3_6
	J•J	2 2 1	Block Refresh	• <u>J</u> =0 3_6
		3 3 2	Cycle Stepling Refresh	• <u>J</u> =0
		2 2 3	Transparent Refresh	• 5=0
		<u>з з П</u> Э•Э•Э	Direct Memory Access (DMA)	· 3-7
	ວ ມ	Cinoui	DILECT HEMOLY ACCESS (DEA)	• 3-1 2_8
	۰۹ ر		Controllor Section (Schematic Sheet 11)	• <u>5</u> -0
		2 1 2	Panity Logia (Schematic Sheet 2)	• 5-0 3_10
		2 1 2	Data Multiplaying and Buffaring	01-ر • 10 و
		כ•ד•כ ול ון ב	Addressing and Select Logic (Schematic Sheet ")	• J=12
		2.1 E	Road/White Timing	· 5-14
		5.4.5	- TEGAN MI.TEG ITHTUR	· 2-10

APPENDICES

- TM 990/203 Jumper Descriptions Α
- В Schematics
- CRU Parity Read/Reset User Option С
- D Utilizing the Parity option Parts List
- Ε
- TM 990 Memory Mapping F

LIST OF ILLUSTRATIONS

FIGURE

TITLE

PAGE

1 -1	Module Dimensions (In Inches)	1–2
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10	Card Cage Terminal Block Connections TM 990/510 Card Cage Backplane Schematic Memory Mapping Switch Array Memory Map for TM 990/101M (2K X 16 EPROM, 2K X 16 RAM) Desired System Memory Map (For Text Example) Location of Jumper Pins on Left Third of Board Location of Jumper Pins on Middle Third of Board Location of Jumper Pins on Right Third of Board TM 990/203 Jumper Pin and Memory Bank Locations Memory Configuration Switches	2-2 2-4 2-5 2-8 2-13 2-14 2-15 2-16 3-16
3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10	TM 990/203 Memory Board Block Diagram. Memory Cycle Flow Chart. Major State-Controller Components. Parity Logic. Data Multiplexing and Buffering. Memory Configuration Switches. Memory Select Scheme for the TM 990/203. Address Logic. System Timing Showing RAS and CAS Delay. Memory Write Operation Timing Diagram.	3-2 3-5 3-9 3-11 3-13 3-16 3-17 3-19 3-20 3-21
3-11	Memory Read Operation Timing Diagram	3-22

LIST OF TABLES

TABLE

TITLE

1 - 1 1 - 2	Product Matrix Power Requirements	1–1 1–3
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9	Backplane/P1 Pin Assignments Used by TM 990/203 Module Switch Code Configurable Addresses. Switch Code Configurable Addresses (Extended Addressing). Jumper Positions as Shipped Jumper Connection Descriptions. Wait States Wait State Jumper Connections. Comparison of Cycle Steal and Transparent Refresh Modes. Cycle Steal/Transparent Refresh Jumper Connections.	2-3 2-6 2-7 2-9 2-10 2-17 2-18 2-19
3-1	Memory Address Generation	3-18

SECTION 1

INTRODUCTION

1.1 GENERAL

The Texas Instruments TM 990/203 is a memory expansion module (shown in Figure 1-1) for use with the TM 990 bus-compatible microcomputers. Its features include:

- Compatible with the TM 990 microcomputer bus and system specification.
- Designed to be used with the TM 990/510, /520 or /530 card cages.
- Up to 32K words of dynamic random-access memory.
- Issues an interrupt and lights an indicator upon a parity error.
- DMA compatibility.
- TTL compatible interface.
- Transparent or cycle-steal refresh modes.
- 16 or 20-bit address bus

The TM 990/203 is available in four versions as shown in Table 1-1. Access to the module is through the edge connector which mates to the backplane of either the TM 990/510, /520 or /530 OEM card cages. The TM 990/203 is not compatible with the TM 990/180M module which operates with an 8-bit data bus.

	THEE I I REPORT IMIKER	
Model	Description	
TM 990/203-21 TM 990/203-21A	8K X 16 bits of TMS 4027 RAM with parity 8K X 16 bits of TMS 4108 RAM with parity	
TM 990/203-22 TM 990/203-23	32K X 16 bits of TMS 4116 RAM with parity	

TABLE 1-1. PRODUCT MATRIX

1.2 MANUAL ORGANIZATION

This manual is organized as follows:

- Section 1 provides a description of the TM 990/203, its features, dimensions, and specifications.
- Section 2 describes the correct procedure for installation, power up, and operation of the TM 990/203.
- Section 3 covers the theory of operation, including timing considerations and addressing.





(IN INCHES)

DIMENSIONS

MODULE

-

FIGURE

1-2

1.3 SPECIFICATIONS

Module Dimensions: See Figure 1-2.

Operating Temperature: 0° C to 70° C.

Clock Rate: The TM 990/203 is designed to operate with clock speeds up to 6 MHz.

Devices Utilized: Either TMS 4027 dynamic RAM (4K X 1 bit each) or TMS 4108 dynamic RAM (8K X 1-bit each) in TM 990/203-21. TMS 4116 dynamic RAM (16K X 1 bit each) in TM 990/203-22 and TM 990/203-23.

Power Requirements: See Table 1-2.

Voltages	Currents (Cycle Steal)				
	8к 16к		32К		
	TYP MAX	ΤΥΡ ΜΑΧ	TYP MAX		
VDD +12 V +/-5 %	77 mA 1.2 A	65 mA 0.6 A	90 mA 1.2 A		
VCC +5 V +/-5 %	1.9 A 3.0 A	1.85 A 2.7 A	1.9 A 3.0 A		
-12 V +/-5 %	10 mA 20 mA	10 mA 15 mA	10 mA 20 mA		
Voltages	Currents (Transparent Mode)		it Mode)		
	<u>8</u> K	16K	32К		
· · · · · · · · · · · · · · · · · · ·	TYP MAX	ΤΥΡ ΜΑΧ	ΤΥΡ ΜΑΧ		
VDD +12 V +/-5 %	150 mA 1.2 A	110 mA 0.6 A	190 mA 1.2 A		
VCC +5 V +/-5 %	1.9 A 3.0 A	1.85 A 2.7 A	1.9 A 3.0 A		
-12 V +/-5 %	10 mA 20 mA	10 mA 15 mA	10 mA 20 mA		

TABLE 1-2. POWER REQUIREMENTS

****** NOTE ******

VBB (-5 V) to the memory devices is derived from the -12 V supply on the backplane. At no time should VBB to the devices exceed +0.3 V from ground. To ensure that this does not occur, the -12 V supply cannot exceed +0.6 V. Failure to observe this precaution will cause dissipation in excess of the maximum ratings due to internal forward bias conditions set up in the memory devices. Permanent damage to these devices will result. When a system is constructed with separate supplies, it is recommended that the -12 V supply be switched on first and off last.

After power-up, eight memory cycles must be performed to achieve proper device operation.

1.4 APPLICABLE DOCUMENTS

- TM 990/100M Microcomputer User's Guide
- TM 990/101M Microcomputer User's Guide
- TMS 9900 Microprocessor Data Manual
- TM 990 System Specification Manual

SECTION 2

INSTALLATION AND OPERATION

2.1 GENERAL

This section explains the procedure for unpacking and setting up the TM 990/203 module for operation with a TM 990/100M or TM 990/101M microcomputer.

2.2 REQUIRED EQUIPMENT

The following equipment would be required for a typical system:

- TM 990/510, /520 or /530 card cage.
- Power supply that is capable of supplying the power requirements of the TM 990/203 memory module (Table 1-2), CPU module, and other user installed equipment.
- Suitable terminal.
- TM 990 bus-compatible microcomputer.

2.3 UNPACKING

Remove the TM 990/203 module from its carton. Check the module for any abnormalities that could have occurred in shipping, and notify your supplier of any discrepancies.

2.4 INITIAL SETUP

The initial setup procedure for the TM 990/203 module involves the following:

- Module installation and hookup.
- Selection of the memory map.
- Selection of jumper options.
- Configure parity option.

2.4.1 Module Installation and Hookup

The use of either a TM 990/510, /520 or /530 card cage is recommended because it offers protection from the abuse that a loose module would receive and simplifies system hookup. The card cage provides termination resistors for the open collector signals used on the bus, provides a terminal block for ease of power supply connections, and in general allows system flexibility. All communications with the TM 990/203 will take place through the module's edge connector which mates to the backplane of the card cage.

If either the TM 990/510, /520 or /530 card cage is used, the hookup is simple. Place the microcomputer in slot 1 of the card cage and place the TM 990/203 in any of the remaining slots. This positions the memory module

between the CPU and the termination resistors on the backplane. Power supply connections can be made to the terminal block on the back of the card cage: Figure 2-1 shows the terminal block and identifies the connections.

CAUTIONS

- 1. If separate supplies are used, the -12 V supply should not exceed +0.6 V relative to ground. Failure to observe this precaution will cause dissipation in excess of the absolute maximum ratings due to internal forward bias conditions. After powerup, eight memory cycles must be performed to achieve proper device operation.
- 2. Always remove and insert modules with the power off. Do not remove or insert any module with power applied as significant damage may result.



FIGURE 2-1. CARD CAGE TERMINAL BLOCK CONNECTIONS

If the memory module is to be used without a card cage, the signals normally supplied via the card cage backplane must be supplied by a suitable interface cable. The information necessary to design the interface cable is given in Table 2-1 and Figure 2-2. Table 2-1 lists the backplane/P1 pin assignments used by the TM 990/203 and Figure 2-2 is the schematic diagram of the TM 990/510 card cage backplane.

Pin	Signal	Pin	Signal
1	CND	60	43 B
	CND	61	
2	dND +5	62	A5.B
	+5	63	A6.B
11	TNT14 B-/(P8 of TMS 9901)	64	A7.B
14	$INT15_B = /(P7 \text{ of TMS } 9901)$	65	A8.B
21	GND	66	A9.B
22	BUSCLK, B-	67	A10.B
23	GND	68	A11.B
25	GND	69	A12.B
27	GND	70	A13.B
29	CRUIN.B	71	A14.B
30	CRUOUT.B	73	-12V
31	GND	74	-12V
33	DO.B	75	+12V
34	D1.B	76	+12V
35	D2.B	77	GND
36	D3.B	78	WE.B
37	D4.B	79	GND
38	D5.B	80	MEMEN.B
39	D6.B	81	GND
40	D7.B	82	DBIN.B
41	D8.B	83	GND
42	D9.B	84	MEMCYC.B
43	D10.B	85	GND
44	D11.B	87	CRUCLK.B
45	D12.B	89	GND DRADY D
46	D13.B	90	READI.B
47		91	
48	D15.B	95	GRANIOUI.D
53	XAU.B	90	GRANIIN.D
54		91 08	+0
55		90	GND
50	AAJ.D	33 100	GND
58	Δ1.B	100	
50	A2.B		
29	RC + D		

TABLE 2-1. BACKPLANE/P1 PIN ASSIGNMENTS USED BY TM 990/203 MODULE

.



FIGURE 2-2. TM 990/510 CARD CAGE BACKPLANE SCHEMATIC

2.4.2 MEMORY MAPPING

The TM 990/203 can decode both 16 and 20-bit addresses. The TM 990/100M and TM 990/101M microcomputers generate 16-bit addresses. When the TM990/203 is used in a 16-bit address bus system, the 16/20 bit address jumpers(E89-E94) must be in the 16-bit position (E91 to E90 and E94 to E93). In this mode the 4 extended address bits (XAO - XA3) are ignored by the /203 when decoding the memory address. If the /203 is used in a 20-bit address system, jumpers should be installed from E89 to E90 and E92 to E93. In this mode the /203 decodes the extended address bits so they must be driven by the CPU or a slave processor at all times.

The user can select the upper and lower boundaries for the TM 990/203 memory. The memory on the TM 990/203 can be set to operate on any 2K-word (4K-byte) boundary within the available address field. This upper and lower boundary selection is independent of the amount of memory actually populated on the module, so that the user is not required to use all the memory on the module (this feature is useful, for example, in reserving 4K bytes of memory for an EPROM loader).

Address boundary selection is determined by two sets of eight switches (one



FIGURE 2-3. MEMORY MAPPING SWITCH ARRAY

set for low or starting address and one set for high or ending address). Figure 2-3 shows these switches (S1-S4).

Addresses in the general form of VWXYZ₁₆(20-bit address) or WXYZ₁₆(16-bit address can be mapped using this system. The high order switches S1 and S3 are used to set the value of 'V' and low order switches S2 and S4 are used to set the value of 'W'. 'V' may take on values from 0 to F (hexadecimal) that correspond to values 0000 to 1111 (binary) and 'W' similarly may take on values from 0 to F (hexadecimal) that correspond to values 0000 to 1111 (binary).

NOTE

If extended addressing is not used, as is the case with TM 990/100M and TM 990/101M microcomputer modules, the 16/20-bit jumper should be set in the 16-bit position. Switches S2 and S4 (Low order switches) are used to configure the memory on the TM 990/203 into the CPU module's available address space. The switch settings on S1 and S3 switches are irrelevent in this mode.

Table 2-2 lists the available switch codes and the corresponding starting and ending addresses (hexadecimal values). Switch codes 0000 (hexadecimal 0) through 1111_2 (hexadecimal F) are available for memory mapping use. As an example of the use of this table, assume that switch code 0111 (hexadecimal 7) has been entered: if this code were set on starting address switch S2, a starting address of M.A. 7000_{16} would be mapped; if this code was set on ending address switch S4, an ending address of 7FFE₁₆ would be mapped. The

user is cautioned not to set the difference between upper and lower memory addresses beyond the memory expansion capability of the TM 990/203 or the memory map will fold over or overlap.

If extended addressing is used, as is the case when a CPU module that generates a 20-bit address is used, then the 16/20-bit jumper should be set in the 20-bit position. Switches S1 through S4 will be used to configure the memory on the TM 990/203 into the CPU module's available memory space. Table 2-3 shows the available switch codes and the corresponding starting and ending addresses (hexadecimal values) for extended addressing. When two or more modules are used in a system, each can be viewed as pages in the memory map with S1 and S3 selecting page start and stop and S2 and S4 setting the bounds in the page or across the page boundary.

One additional feature involving switches S1-S4 is noteworthy: if a starting address is selected that is greater than the ending address, no memory will be selected. This feature can be used to disable the memory expansion module without removing it from the card cage.

Switch Code (Binary)	Starting Address Switch S2(Hex)	Ending Address Switch S4(Hex)	
0000	0000	OFFE	
0001	1000	1FFE	
0010	2000	2FFE	
0011	3000	3FFE	
0100	4000	4FFE	
0101	5000	5FFE	
0110	6000	6FFE	
0111	7000	7FFE	
1000	8000	8FFE	
1001	9000	9FFE	
1010	A000	AFFE	
1011	B000	BFFE	
1100	C000	CFFE	
1101	D000	DFFE	
1110	E000	EFFE	
1111	F000	FFFE	

TABLE 2-2 SWITCH CODE CONFIGURABLE ADDRESSES

NOTE: ON = 0; OFF = 1; Place the 16/20 address-bit-jumper in the 16-bit position.

TABLE 2-3 SWITCH CODE CONFIGURABLE ADDRESSES (EXTENDED ADDRESSING)

Switch Code	Starting Address	Ending Address
(Billary)	Switches ST & SZ(Hex)	Switches 53 & 54(Hex)
0000 0000	00000	OOFFE
0001 0000	10000	10FFE
0010 0000	20000	20FFE
0011 0000	30000	30FFE
0100 0000	40000	4 OFFE
0101 0000	50000	50FFE
0110 0000	60000	60FFE
0111 0000	70000	70FFE
1000 0000	80000	80FFE
1001 0000	90000	90FFE
1010 0000	A0000	AOFFE
1011 0000	B0000	BOFFE
1100 0000	C0000	COFFE
1101 0000	D0000	DOFFE
1110 0000	E0000	EOFFE
1111 0000	F0000	FOFFE

NOTE: ON = 0 OFF = 1; Place the 16/20 address bit jumper in the 20-bit position.

2.4.2.1 Memory Configuration Example. In order to properly configure the expansion memory into the CPU module's available address space, the CPU's memory map and the amount of expansion memory addresses must be known. In this example, a TM 990/101M CPU module will be used in conjunction with a TM 990/203-21 memory expansion module (this module provides an additional 8K words of RAM). The available memory address space for expansion extends from M.A. 1000_{16} to M. A. EFFE₁₆ (see Figure 2-4). To map the additional 8K words of DRAM from M. A. 1000_{16} to M. A. $4FFE_{16}$: switch S2 should be set to code 0001 (ON-ON-ON-OFF); switch S4 should be set to code 0100 (ON-OFF-ON-ON); and the 16/20 address bits jumper should be in the 16-bit position. The codes on S1 and S3 are irrelevant since XAO - XA3 are ignored--the resulting memory map will be as shown in Figure 2-5.

NOTE

The memory mapping architecture of the TM 990 product line is explained in Appendix F.



FIGURE 2-4. MEMORY MAP FOR TM 990/101M (2K X 16 EPROM, 2K X 16 RAM)



FIGURE 2-5. DESIRED SYSTEM MEMORY MAP (FOR TEXT EXAMPLE)

2.4.2.2 Memory Configuration Example: Extended Addressing. In this example of memory configuration, a hypothetical CPU module that uses extended addressing will be used in conjunction with a TM 990/203-22 memory expansion module (this module provides an additional 16K words of DRAM). Assume that the available memory space for expansion extends from M.A. 02000₁₆ to M. A. FFFFE₁₆, and that the 16/20 address bits jumper is in the 20-bit position. In order to map the additional memory from M. A. 50000_{16} to M. A. $57FFE_{16}$: starting address switches S1 and S2 should be set to code $0101_{2}0000_{2}$ (ON-OFF-ON-OFF ON-OFF-ON-OFF ON-OFF-OFF).

2.4.3 Jumper Positions and Options

Table 2-4 provides a listing of the jumper options as shipped for the various configurations, Table 2-5 provides a brief description of the jumpers, Table 2-6 provides a description of each jumper connection, and Figure 2-6 identifies jumper pins and memory banks. Appendix A provides two additional tables that provide extensive information regarding several additional options. The jumpers that are provided on the TM 990/203 are intended to provide the following accomodations:

- Future memory expansion
- Refresh period selection
- Wait state selection
- Cycle steal or transparent refresh.
- Processor Address bus size

TABLE 2-4 JUMPER POSITIONS AS SHIPPED

TM 990/203-21	TM 990/203-21A	TM 990/203-22	TM 990/203-23
E5 to E4 E8 to E7 E13 to E10 E16 to E15 E20 to E19 E23 to E24 E27 to E28 E31 to E35 E45 to E65 E47 to E46 E73 to E74 E82 to E83 E84 to E85	E5 to E4 E8 to E7 No jumper from E13 E16 to E18 E20 to E22 E23 to E24 E27 to E28 E31 to E34 E45 to E65 E47 to E48 E73 to E74 E87 to E83 or	E5 to E4 E8 to E7 No jumper from E13 E16 to E18 E20 to E22 E23 to E24 E27 to E28 E31 to E34 E45 to E65 E47 to E48 E73 to E74 E82 to E83 E84 to E85	E5 to E4 E8 to E7 E13 to E14 E16 to E18 E20 to E22 E23 to E24 E27 to E28 E31 to E34 E45 to E65 E47 to E48 E73 to E74 E82 to E83 E84 to E85
E91 to E90 E94 to E93	E88 to E83 Wirewrap wire E84 to E82 E91 to E90 E94 to E93	E91 to E90 E94 to E93	E91 to E90 E94 to E93

TABLE 2-5 JUMPER CONNECTION DESCRIPTION

Jumper Position*	Description	Schematic Sheet
E5 to E4	Bus signal INT15.B-/P7; controls parity interrupt; high/low enables/disables and clears interrupt	2
E5 to E6	CRU output (1 or 0) signal resets parity interrupt(See 2.5.2)	2
E8 to E9	Sets parity interrupt to level 1 via bus signal INT1.B-	2
E8 to E7	Sets parity interrupt to level 2 via bus signal INT2.B-	
open	Disconnects parity interrupt line from System Bus	2
E13 to E10	For 4K RAMS(TMS 4027's)	3
E13 to E14	For 8K or 16K RAMS(TMS 4108 or 4116's)	3
E13 to E11	For access to Bank A or Bank B; low/high enables Bank B/A(see 2nd par. of 2.4.3.3)	3
E13 to E12	For future expansion	3
E66 to E68	For byte-oriented microprocessor/system bus	3
E66 to E67	For future expansion	3
No jumper to E and E66	13 Bank A selected(only)	3
E16 to E15	For 4K RAMS	2
E16 to E18	For 8K or 16K RAMS	2
E16 to E17	For future expansion	2
E20 to E19	For 4K RAMS	2
E20 to E22	For 8K or 16K RAMS	2
E20 to E21	For future expansion	2

* see Figures 2-6, 2-7 and 2-8 for jumper locations

(CONTINUED)

Jumper Connection	Description	Schematic Sheet
E23 to E24 & E27 to E28	For 0 wait states	4
E23 to E25 & E27to E26	For 1 wait state	4
E23 to E26 & E27 to E30	For 2 wait states	4
E31 to E32	For 256 refresh cycles/ms	5
E31 to E33	For 128 refresh cycles/ms	5
E31 to E34	For 64 refresh cycles/ms(TMS 4116)	5
E31 to E35	For 32 refresh cycles/ms(TMS 4027)	5
E59 to E60	O cycles/ms (test mode)	5
E59 to E61	TM 990 system: For external refresh (under control of INT15.B/P7) Other systems: For forcing refresh cycle(1 must be valid for one positive transition of BUSCLK.B-)	5
E45 to E44	Transparent refresh(with cycle steal on refresh violation)	4
E45 to E65	Cycle-steal refresh	4
E47 to E46	For 4K memory devices	3
E47 to E48	For 8K or 16K memory devices	3
E73 to E74	For processors requiring 2 clock cycles per memory cycle	4
E73 to E75	For a processor which has the potential for a memory cycle having a duration of a single clock cycle	4

TABLE 2-5 JUMPER CONNECTION DESCRIPTRIONS (CONTINUED)

Jumper Connection	Description	Schematic Sheet
E78 to E79	custom application	3
(open)	normal operation	
E83 to E82	For use when TMS 4027 or TMS 4116 memories are utilized	2
E83 to E87*	For TMS 4108-25-0 memories	
E83 to E88*	For TMS 4108-25-1 memories	
E84 to E82 **	For TMS 4108 Memories (wirewr	ap wire) 2
E84 to E85	Jumpered when TMS 4027 or TMS 4116 are used	
E89 to E90 & E92 to E93	20-bit address bus (extended addressing)	2
E91 to E90 & E94 to E93	16-bit address bus(TM990/100,101)	2

TABLE 2-5 JUMPER CONNECTION DESCRIPTRIONS (CONTINUED)

****** E83 must be in TMS 4108 position

* E84 to E82 connected via wirewrap wire



FIGURE 2-6 LOCATION OF JUMPER PINS ON LEFT THIRD OF BOARD



2-14





FIGURE 2-9. TM 990/203 JUMPER PIN AND MEMORY BANK LOCATIONS

2.4.3.1 Select Wait State. For processors operating at clock rates faster than 3.2 MHz and for TMS 4027 and TMS 4116 memory devices with access times other than 250 ns, consult Table 2-7 to determine the required number of wait states that are needed. As an example, for a processor operating at 4 MHz and a memory module using memory devices with a 300 ns access time, one wait state (1 WS) would be required.

Clock	Memory Access Time(WS)				
Rate	300 ns	250 ns	200 ns	150 ns	
3-3.2 MHz	0	0	0	0 WS	
3.2-3.5 MHz] 1	0	0	O WS	
3.5-3.9 MHz	1	1	0	O WS	
3.9-5.0 MHz	1	1	1	O WS	
5.0-6.0 MHz	2	1	1	O WS	

TABLE 2-6. WAIT STATES

Table 2-8 lists the jumper connections that are required for the various wait states. It should be noted that two jumper connections are needed to properly select the required wait state. As an example, connections from E23 to E25 and E27 to E29 should be made for one wait state.

TABLE 2-7.	WAIT	STATE	JUMPER	CONNECTIONS

	Number of Required Wait States			
	0	1	2	
Jumper	E23 to E24	E23 to E25	E23 to E26	
Connections	E27 to E28	E27 to E29	E27 to E30	

2.4.3.2 Cycle Steal and Transparent Refresh. There are two dynamic refresh techniques that are used with the TM 990/203: cycle steal and transparent refresh. The choice between the two techniques essentially involves a tradeoff between power consumption and throughput. Table 2-9 lists the advantages and disadvantages of each technique.

TABLE 2-8COMPARISON OF CYCLE STEAL AND TRANSPARENT REFRESH MODES

	Advantages	Disavdvantages		
Cycle Steal:	Less power consumed	Less throughput(with 0 WS)		
Transparent Refresh:	More throughput(see note)	More power consumed		



If more than one wait state is required, the transparent refresh mode may actually interfere more with processor operation than the cycle steal refresh mode: this interference will result in less throughput.

Assuming that memories requiring no wait states are used, and maximum throughput is the main concern, the transparent refresh mode should be used.

On the other hand if minimal power consumption is the main concern, the cycle steal mode should be used. Table 2-10 shows the jumper connections that are required for cycle steal or transparent refresh operation.

TABLE 2	2-9 CYCLE	STEAL/TRANSPARENT	REFRESH JUMPE	R CONNECTIONS
	Cycle	Steal	Transparent R	efresh
Jumpers:	E45 to	o E65	E45 to E44	

2.4.3.3 Bank Select Circuitry. Bank selection on the TM 990/203 is accomplished by jumpering (via E13) the most significant bit needed for the TM 990/203's memory size to the bank select circuitry. Thus on a 8K X 16 (two rows 4027s) module, A2 selects one of the two 4K X 16 banks; on a 16K X 16 module, the jumper is removed (since only Bank A is populated); and for a 32K X 16 (two rows 4116s) module, A0 selects Bank A or Bank B.

Another bank select jumper option available on the TM 990/203 is to select Bank A or Bank B with I/O Port 8 of the TMS 9901 (on TM 990/100M or TM 990/101 CPU modules). This method allows banks to be switched in and out of the same memory space by outputting a logic "0" or logic "1" on Port 8 via CRU. For example, assume both banks are populated with TMS 4116S (16K X 16 per bank) and it is desired that the banks be switched in and out of the same memory space. The memory enable switches should be set to enable 16K words (32K bytes) of memory space at an unused area in the memory map. Then, with a SBZ or SBO instruction at CRU address 130_{16} (in R12) each bank can be switched in or out of the memory map by software control (a logic "1" enables Bank A, a logic "0" enables Bank B). The bank that is deselected is totally inaccessable and invisible to the processor until the logic value on P8 is changed.

Note that this bank select feature dies not reflect the memory map architecture of the TM 990 product line; this architecture is explained in Appendix F.

2.4.3.4 Address Bus Jumpers. The TM990/203 gives the user the option of either a 16 or 20-bit address bus. When used with a processor which drives a 16-bit address bus(such as the TM990/101) E90-E91 and E93-E94 should be jumpered. Likewise, when a processor which drives a 20-bit address bus is chosen, E89-E90 and E92-E93 should be jumpered. Both jumpers must be changed to select the desired address bus option.

The 16/20-bit address jumpers cause the /203 to ignore the extended address lines (XAO-XA3) when in the 16-bit position, and the /203 is not affected in any way by the values on the extended address lines(XAO-XA3). When in the 20-bit position, the extended address bits are decoded and the /203 may then be used in a memory-mapped system.

2.5 OPERATION

2.5.1 Operation Without Parity

In order to operate the TM 990/203 without parity the user must remove the jumper connecting E8 to either E7 or E9. In doing this the interrupt request generated aboard the TM 990/203 is not routed to the bus and thus isolated from the system. This configuration allows the user to operate the TM 990/203 essentially as a static memory, and can use all of the TM 990 software

monitors with no modifications as long as the powerup requirements for the

memories are observed (see powerup, Section 2.5.2). In this mode, the parity error LED should be ignored since the parity bits were not initialized.

2.5.2 Operation With Parity

The TM 990/203 will interrupt the processor in the event of a parity error if operation with parity is used. In order to operate the TM 990/203 with parity the user must make two jumper connections and generate an interrupt handler software routine. The required connections are as follows:

- 1. Connect a jumper from E8 to E9 (interrupt level 1 enable) or from E8 to E7 (interrupt level 2 enable).
- 2. Connect a jumper E5 to E4 (resets the interrupt via a logic '0' outputted on the INT15-/P7 line) or from E5 to E6 (resets the interrupt via a logic '0' or a logic '1' outputted on the CRUOUT line). It should be noted that in the CRU mode, the user must supply a SN74S287 PROM programmed to enable the interrupt reset circuitry at a specific user-selectable word of CRU. For more information on the CRU method, see Appendix C.

In addition to the jumper connections, the user must generate an interrupt handler software routine which resets the parity interrupt and flags the memory location which is in error. The exact location in error may be found by the interrupt routine if a read and write operation is performed (with all additional interrupts masked) on the entire RAM memory while the software monitors the interrupt line (INT1 or INT2 which are jumper selectable) to check for errors.

If the TM 990/203 is used with the parity option, a parity error will occur when memory is first accessed unless the parity bits are first initialized. These bits can be set by writing to every location. This allows the parity generator/checker on the TM 990/203 to generate the correct parity bits and write them into the extra parity bit associated with each word. These parity bits are stored exactly the same way as the data in an extra memory device. When the data is read back, the parity bit is also read and compared with the parity bit regenerated from the data. If an error occurs, the parity flip-flop is set and an interrupt request is generated. For an example of a software powerup routine see Appendix D.

2.5.3 General

Essentially the user needs only to choose the correct memory configuration (Section 2.4.2), insert the module into the card cage, and apply power to set up the system for operation.

The operation of the TM 990/203 memory module should be transparent to the user in that no special signals are required other than those supplied through the backplane of the TM 990/510 or TM 990/520 card cage or through an equivalent interface cable.

THEORY OF OPERATION

3.1 GENERAL

This section covers the theory of operation for the TM 990/203 dynamic RAM memory board. Figure 3-1 is a block diagram of the board.

3.1.1 RAM Area

RAM is populated on-board on two banks (banks A & B) of 17 RAM chips: one chip for each bit in the 16-bit data word; and an additional chip for a parity value for each word. Figure 2-6 shows the physical locations of banks A and B on the memory board. Table 1-1 lists the memory configurations available according to dash number. Present configurations shipped are as shown in Table 1-1.

3.1.2 Parity Logic

The memory board generates one bit of parity for each 16-bit word written to memory. This parity value is placed in the parity memory chip in the memory bank. The board utilizes odd parity; thus, an even number of ones in the 16-bit word results in a one written to the parity bit (and a zero for an odd number of ones). When a word is read from the memory, parity is again generated and this value is compared to the stored parity bit; an interrupt request is generated if the bits do not match. Jumpers allow this interrupt to be ignored or to be routed to INT1.B- or INT2.B- on the system bus.

3.1.3 Memory Controller

The principal duties of the memory controller include:

- Monitoring the memory system to ensure that each memory bit is refreshed properly;
- Ensuring that the processor-generated memory-access cycles and the memory-board-generated refresh cycles do not interfere with each other.

In general, the controller directs the memories and the system bus according to the inputs the controller receives from the processor or the on-board refresh circuitry.

3.1.4 Data Buffers

The system bus data lines (DO.B to D15.B) are buffered by 74LS245 octal bus transcievers on the memory board. These tri-state buffers go into the high-impedance state when the memory board is not being accessed, allowing other modules on the system bus to utilize the bus. The data buffers accept data from the system bus to the memory board and vice versa (memory board to system bus) when the memory is enabled.

3.1.5 Data Multiplexer and Latch

The data multiplexer and latch logic multiplexes the data read from memory and latches the data until it is read by the processor. Since some of the memory



***ONE PARITY CHIP FOR EACH BANK**

FIGURE 3-1 TM 990/203 MEMORY BOARD BLOCK DIAGRAM

chips that can be possibly used on the TM 990/203 do not have tri-state outputs, the multiplexer selects either memory bank A or bank B output and gates this output into the latch. The latch also ensures valid data until the end of the memory cycle.

3.1.6 Wait State Logic

The TM 990/203 memory board is equipped with wait state circuitry to interface with fast processors operating up to clock speeds of 6 MHz. The number of wait states (0, 1, or 2) is jumper selectable. Table 2-7 shows the wait state needed according to memory access time and clock speed.

3.1.7 Address and Select Logic

The addressing scheme of the TM 990/203 board allows the user to locate his memory in blocks that begin on address boundaries separated by 100016 (e.g., 0000₁₆, 1000₁₆, 2000₁₆, 3000₁₆, etc.). Four groups of pencil switches (four switches in each group) allow the user to select the beginning memory address and the ending memory address for systems using a 16-bit address or an extended 20-bit address depending on the 16/20-bit address jumper setting. When the 16/20-bit address bus jumper is in the 20-bit position, the beginning-address switches will be the two most-significant digits of the five-digit hexadecimal address. The ending address setting will be the two most-significant digits of the five-digit hexadecimal address plus 00FFE16. For example, if the beginning address switches are set to 03 and the ending address switches are set to OE, the beginning address of memory is 0300016 and the ending address is OEFFE₁₆ inclusive. Also, if the beginning and ending address switches are both set to 03, the beginning address is 03000_{16} and the ending address is $0.3FFE_{16}$. When the address bus jumper is in the 16-bit position, the extended address line values (S1 and S3) are ignored; therefore, the settings of switches S1 and S3 are irrevalent. If the value of the beginning-address switch is larger than the ending address switch, the memory will be deselected from the board. Paragraph 3.4.4 further explains memory selection.

3.1.8 Memory Refresh

Dynamic RAM's must be refreshed periodically to avoid loss of stored data. Since the refresh process and memory access by the processor cannot occur at the same time, consideration must be given to the timing of these two functions and the possibility that the processor may have to wait while the refresh process "steals" processor time for memory refresh. By use of jumpers, the user can select one of two refresh methods:

- Transparent refresh--the refresh cycle is synchronoized to the processor memory cycle to ensure that it does not access memory during the memory access time of the processor;
- Cycle-steal refresh-the refresh circuitry accesses memory at specified time intervals; if the processor requires memory while refresh is occurring, it must wait until the refresh is finished.

3.2 MEMORY CYCLE FLOW CHART

Figure 3-2 is a flow chart detailing the flow of control for a memory cycle(Path 1 on the left side of the figure) and for a refresh cycle (Path 2 on the right).



FIGURE 3-2 MEMORY CYCLE FLOW CHART

During the memory cycle path, a memory access cycle begins: if there are no wait states or refresh cycles in progress; and if there is (or has been) an attempted memory access and a board select. If all these conditions are met, a row address strobe (RAS) and then a column address strobe (CAS) are generated that strobe the row and column addresses to the memory chip. The memory controller then sets the wait state flip-flop and waits for a TERM pulse(terminate memory cycle), which is controlled by the number of wait states selected(by jumper) by the user. After a TERM pulse is received, the controller either returns to the beginning of the memory access cycle loop, or if REFTIMER is active (high), the controller branches to the start of the refresh cycle loop.

Transparent refresh is initiated by the rising edge of every MEMEN- (memory enable) and is represented by the dotted line in Figure 3-9. Thus, at the end of every memory access (onboard and offboard memory), the TM 990/203 initiates a refresh cycle. For more information on refresh, see subsection 3.3.

A refresh cycle consists of first setting the REFRESHQ flip-flop(0 to WAITQ) which signals the start of a refresh cycle. The row address strobe (RAS) then strobes in the row address(column addresses are not needed in a refresh) to both memory banks. Then the refesh flip-flop and the wait flip-flop are both set(1 to REFRESHQ, 1 to WAITQ) until a terminate (TERM) ends the refresh cycle. If at any time during a refresh cycle the processor attempts to access the memory board(1 to STARTQ), the memory controller halts the processor(brings READY low) until the refresh cycle is completed, and then allows the memory cycle to proceed.

3.3 REFRESH

The RAM data cells are organized into a matrix of rows and columns with on-chip gating to select the addressed bit. Refresh of the RAM cell matrix is accomplished by performing a memory cycle on each of the 64 (4K RAM) or 128 (16K RAM) row addresses every 2 ms or less. Performing a memory cycle at any cell on a row refreshes all cells in that row. Note that only row refresh is necessary; therefore, columnm addressing is not used for refresh.

There are several dynamic memory refresh techniques which can be used for a TMS 9900 system. If the system periodically accesses at least one cell of each row every 2 ms, then no additional referesh circuitry is required. A CRT controller which refreshes the display periodically is an example of such a system.

Refresh control logic must be included, however, in most systems since the system cannot otherwise ensure that all rows are refreshed every 2 ms. Several refresh methods exist that can be used on TMS 9900 systems:

- block(not used on TM 990/203)
- cycle stealing (jumper selectable on TM 990/203)
- transparent (jumper selectable on TM 990/203)

Only two of the above (previous page) refresh modes are available on the TM 990/203: cycle stealing and transparent refresh; chosing the mode is jumper selectable at E45. An explanation of the block refresh mode is provided in the following paragraph for information only since it is not available on the board.

3.3.1 Block Refresh

The block refresh mode halts the CPU every 2 ms and then refreshes all of the rows individually. This halt period lasts 64 memory cycles for a 4K RAM and 128 memory cycles for a 16K RAM. Some TMS 9900 systems cannot use this technique because of the possible slow response to priority interrupts or because of the effect of the delay during critical software timing loops or I/O routines. It is for this reason that block refresh is not used on the TM 990/203 memory board.

3.3.2 Cycle Stealing Refresh

The cycle stealing mode is selected on the TM 990/203 by jumpering E45 to E65. This mode "steals" a cycle from the system periodically to refresh one row. If the processor wishes to access memory during refresh, it must wait until refresh is complete; thus, the refresh process "steals" memory access time from the processor.

The refresh interval is determined by the maximum refresh time and the number of rows to be refreshed. The 4K dynamic RAM's have 64 rows to be refreshed every 2 ms; thus, the maximum possible time "stolen" from the processor will be 31.2 micro-seconds every 2 ms. Likewise, the 16K RAM's have 128 rows to be refreshed; thus, the maximum possible time stolen(assuming zero wait states will be 62.4 micro-seconds every 2 ms.

During the refresh cycle, the CPU can attempt to access the dynamic memory since the CPU is not synchronized to the refresh controller. If the CPU attempts to access memory during any clock cycle of the refresh memory cycle, the refresh controller places the CPU in a wait state during this interval.

The specific row address to be refreshed is provided by a counter which keeps track of the next row to be refreshed. The counter is incremented after each refresh cycle, setting the address for the next refresh cycle to allow the rows to be refreshed sequentially.

3.3.3 Transparent Refresh

The transparent refresh mode is selected on the TM 990/203 board by jumpering E45 to E44. This mode differs from the cycle stealing refresh mode in that refresh occurs only when the processor is not accessing memory; thus, cycles do not have to be "stolen." This is possible by synchronizing the refresh cycle to the CPU memory cycle. The rising edge of MEMEN- from the processor marks the end of a processor memory cycle and the start of at least one non-memory cycle by the processor. This is an indication to the TM 990/203 that the next two clock cycles are available for refresh. Thus, a memory refresh cycle can begin at the rise of MEMEN- without interfering with the processor's memory access. That is, if there are no wait states, the memory cycle is two clock cycles long. Using the worst-case situation of the processor executing continuous divides, sufficient non-processor memory cycles exist to guarantee complete memory refresh within 2 ms.

While the transparent refresh mode eliminates refresh-related system performance degradation (for zero wait states), the system power consumption can be higher since the RAM's are refreshed more often than required. As many as one-half of the CPU machine cycles can generate refresh cycles, resulting in multiple refresh cycles for each row during the required 2 ms refresh interval.

Another disadvantage of transparent refresh with the TMS 9900 occurs when transparent refresh is used with memory wait states; with each memory access or refresh taking three or more clock cycles. Using an example with one wait state, at every rising edge of MEMEN (end of processor memory cycle), the memory controller initiates a refresh cycle which then consumes three clock cycles to complete the refresh. If the processor tries to again access memory within three clock cycles of the previous memory cycle, it must wait for the refresh cycle to complete (wait for READY to be brought high by the memory controller), thus decreasing memory efficiency. Therefore, if one or more wait states are necessary, the transparent refresh mode may actually interfere more with processor operation than the cycle steal refresh mode.

3.3.4 Direct Memory Access (DMA)

DMA is possible on the TM 990/203 board independent of the type of refresh used. Since the transparent mode reverts to cycle steal upon refresh violation, DMA transfers and other hold conditions may occur without destroying data. The following are requirements for DMA devices used with the TM 990/203 board:

- a. The DMA device must use the system clock.
- b. The DMA device must use the READY/NOT READY handshake methods for data transfer as outlined in the <u>TMS 9900 Microprocessor Data</u> <u>Manual</u>, and the TM 990 System Specification
- c. Memory timing must be synchronized to the microcomputer board.

The transparent refresh mode on the TM 990/203 is not strictly transparent in that any time a refresh violation occurs, the memory board will steal enough memory cycles to ensure that the memory remains refreshed. This allows DMA

transfers and other HOLD conditions to occur without destroying data on the TM 990/203 board.

3.4 CIRCUIT DESCRIPTIONS

3.4.1 Controller Section (Schematic Sheet 4)

Figure 3-3 shows the major components of the state controller section of the TM 990/203 memory board. Every occurrance of MEMEN (from the system bus via P1-80) causes a memory cycle to start by enabling the NAND gate at U30. If a board select (BSEL) is not present, the memory cycle ends since BSEL low disables U29 and U14. However, if BSEL is present and no refresh cycle or wait state delay are in progress (U32-4,5,6 and U32-8,9,10), a normal memory access cycle begins. The output of RASD- from U14-8 starts the row address strobe and column address strobe sequence, and sets the Q- output of U31 (WAITQ-). After the jumper-selected number of wait states have occurred, the terminate flip-flop (U9) resets the controller to ready it for another refresh cycle.

If a refresh cycle is already in progress (REFRESHQ high) when the processor (issuing MEMEN-) tries to access onboard memory, the attempt is sensed at U29, pins 12 and 13; this enables signal STARTJ which is clocked into the STARTQ-flip-flop at U31. If BSEL at U8-9 and REFRESHQ1 at U8-10 are enabled, the READY.B line to the processor goes low, causing the processor to enter a wait state. When the refresh is completed, STARTQ- is gated through U30-1 and RASD-becomes active which starts a normal memory access cycle by the processor.

A refresh cycle is initiated either by (1) the rising edge of MEMEN- which means a memory cycle is over (transparent refresh) or (2) the timing out of the refresh time clock (cycle steal refresh).

In the transparent mode the rising edge of MEMEN- clocks MEMENQ- active at U16 (schematic sheet 5) which (through jumper E44-E45) presets the REFRESHQ flip-flop (U15 on Figure 3-3) to start a refresh cycle. Since the TMS 9900 processor guarantees that there is at least two unused clock cycles after the rising edge of MEMEN-, the transparent mode does not have to halt the processor to complete the refresh cycle (assuming zero wait states). If the processor is in a hold state (MEMEN- high), transparent refresh reverts to cycle stealing upon a refresh time violation.

The cycle steal refresh mode initiates a refresh cycle when the jumper-selected (E31) amount of time has occurred at the refresh timer U10 (schematic sheet 5). When the refresh timer times out, REFTIMER becomes active to flip-flop U15 (Figure 3-3) where REFTIMEQ is clocked in by the system clock. REFTIMEQ then waits (U8-4,5,6 or U14-2,3) until the current memory cycle is completed (if one in progress) before clocking the refresh request into the REFRESHQ flip-flop through U14-3,2 (or U14-4,5) and U32. Once REFRESHQ becomes active, it disables (through U29) any onboard memory accesses until the refresh cycle is completed by pulling the READY.B line low to halt the processor.

Once a refresh cycle is in progress, it behaves exactly the same as a memory access except that there are no column address strobes (CAS) since only rows need to be addressed during a refresh. The row addresses are generated by U37 which increments the row number after each refresh. (Further explanation of row address generation is covered in paragraph 3.4.4 which references Figure 3-7.)


FIGURE 3-3. MAJOR STATE-CONTROLLER COMPONENTS

3-9

3.4.2 Parity Logic (Schematic Sheet 3)

The parity logic is shown in Figure 3-4. One bit of parity is generated by the parity generators/checkers (U20 & U27) during every memory write operation to the memory board. The parity bit is stored in a memory chip on the memory board. Odd parity is used; thus, a one is generated if an even number of one bits are found, and a zero generated if an odd number is found. When the same word is read from memory, parity is again generated and the parity bits compared with the bit stored during the write operation. If a parity error is found by the parity generators (U27 and U20), the board LED is lit and an interrupt request is generated to either INT.1- or INT.2- (jumper selectable at E7,E8, E9 with E7-E8 for INT1.B- or E7-E6 for INT2.B-) at the TMS 9901 via the system bus. By not inserting this jumper, the parity interrupt is disabled; however, the board parity error LED will be lit and remains on until reset through I/O port P7 at the microcomputer's TMS 9901 or through the CRU.

When a parity error is found during a memory access read operation, the error signal (PARITYERR) is gated through U29 and clocked into the parity error flip-flop (U3) by RASQ causing the parity error LED on the memory board to be lit; this also activates the interrupt signal. The interrupt service routine may clear the LED by a low signal sent to CLR of U3 via one of two jumper-selectable paths: through either (1) INT15-/P7 of the microcomputer board TMS 9901 or (2) via a CRU write instruction with address lines A4 to A10 containing the CRU hardware base address for the input to a user-supplied and -programmed 74S287 PROM at U5 (top of Figure 3-4). A low on the MSB of the four-bit PROM output will extinguish the LED; thus the specified address input to the PROM is programmed to output a OXXX2 pattern on DO4 to DO1, and the other bits of the PROM are programmed high (or a one in the other DO4s output since D01 to D03 are not connected). The PROM remains enabled by both select lines tied low. LED disabling paths are selected by jumpering E5-E4 for disabling via INT15-/P7 (a zero at P7 of the TMS 9901) or E5-E6 for LED disabling through CRU addressing.

The CRU method of checking for parity error and for clearing the latched parity error LED allows parity error handling on several memory expansion boards within one system. It also frees system bus line INT15- (TMS 9901 P7). Such a parity error scheme requires having different CRU addresses for each board's PROM U5 (this PROM is supplied by the user). Note on the schematic that only address lines A4 to A10 go to this PROM; thus, only bits 4 to 10 of register 12 are sensed for the hardware CRU base address. When a parity error is detected via an interrupt, the boards can be polled by a TB instruction to the CRU addresses of each boards' PROM U5. A TB to the board issuing the interrupt will sense a one on the CRUIN line; the other boards will result in a zero sensed on CRUIN. Jump instructions (JEQ or JNE) then can be used to decide if a board did or did not cause the interrupt (JEQ will execute if a one is on CRUIN). To clear the error indication, writing (via either an SBO or SBZ instruction) to the PROM-U5 CRU address will cause a CRUCLK pulse, and the zero (from U5 DO4) at gate U2 will go to the CLR- pin of J-K flip-flop U3, causing Q- to go high, disabling the parity-error LED.

NOTE

The user should be aware that 16 bits of CRU space is required for each unique PROM address. Only address lines A3 to A10 are decoded by the 74S287 PROM at U5 (instead of A3 to A14). This means that the address on All to A14 does not affect the selection of the 4 bits output by the PROM. To program this PROM, see Appendix C.



FIGURE 3-4. PARITY LOGIC

3-11

The following programming example is for a hypothetical system which contains two TM 990/203 modules. After a parity error interrupt, each of the two modules is polled through the CRU with the two PROM enabling addresses located at software base addresses (R12 contents) 0200_{16} and 0210_{16} . Once the interrupt service routine (ISR) has been called, it first must check to find which module issued the parity interrupt by monitoring the CRUIN line at the CRU address of each module. One of the final steps in the ISR is to reset the interrupt indicator of the module in error via the same CRU address that enables the U5 PROM. Any CRU output (CRUCLK-active) will reset the indicator.

INTRPT		(START OF	INTERRUPT SERVICE ROUTINE)
	LI	R12,>0200	ADDRESS OF PROM U5 ON MODULE 1
	TB	0	INTERRUPT OCCUR ON MODULE 1?
	JEQ	RESET	YES, CORRECT, RESET THE PARITY ERROR
	LI	R12,>0210	ADDRESS OF PROM U5 ON MODULE 2
	TB	0	INTERRUPT OCCUR ON MODULE 2?
	JNE	END	IF NO INTERRUPTS, EXIT ROUTINE
RESET	SBO	0	RESET INTERRUPT
	•		FIND LOCATION WITH ERROR
	•		AND CORRECT PARITY BIT OR DATA
END	RTWP		RETURN

3.4.3 Data Multiplexing and Buffering

Figure 3-5 is a diagram of the data multiplexing and buffering section of the TM 990/203. Since the TMS 4027 memory does not have tri-state data outputs, it is necessary to use data multiplexers to select the correct memory bank.

Two signal pairs: READ and BANK A SEL or READ and BANK B SEL are ANDed through gate U19 to enable the outputs of the correct latches, while the outputs of the disabled latches are at high impedance. The data then is buffered through U21 and U28 to the system bus. Data being written to memory is gated directly to the memory chips from the buffers single only the bank which receives the correct RAS and CAS signals will accept data.

FIGURE 3-5. DATA MULTIPLEXING AND BUFFERING

3-13

3.4.4 Addressing and Select Logic (Schematic Sheet 4)

TM 990/203 memory boards can be part of a memory system containing up to one megabyte of memory depending upon the system processor. With 16-bit-address microcomputers (e.g., TM 990/100 or TM 990/101), only address lines A0 to A15 are used, and the /203 16/20-bit address jumpers should be in the 16-bit positions. When the /203 is used with a 20-bit address bus(i.e. address jumpers in the 20-bit position), the additional four most-significant bits are labelled XA0 to XA3. These four extra address bits become the most significant hexadecimal digit of the five-digit hexadecimal address. When using 16-bit-address processors, the address jumper should be in the 16-bit position and these four extended address lines are ignored; for systems with a 20-bit address, S1 and S3 will be set to the most significant binary values.

Memory-map selection on the TM990/203 is provided by four DIP 4 pole double throw DIP switches(Off=1 and On=0) which are used to designate the upper and lower memory address bounds of the populated memory area on the board. Switches S1 and S3 select the upper and lower bounds of the extended addresses (XAO-XA3). Switches S2 and S4 select the upper and lower bounds of the most significant "nibble" of the 16-bit address. The three least significant digits are by default FFE₁₆ for the upper memory bound; and 000₁₆ for the lower memory bound. The 16/20-bit address bus jumper causes the /203 to either ignore the extended address lines(E90 to E91 and E93 to E94) in the 16-bit position; or to decode the upper and lower bounds of the extended address lines(E89 to E90 and E92 to E93) in the 20-bit position.

For example, if the following switch settings are made for a 16-bit address system(address bus jumpers in the 16-bit position):

- S1 don't care
- S2 to 4_{16} (0100₂ or ON-OFF-ON-ON)
- S3 don't care
- S4 to D_{16} (1101₂ or OFF-OFF-ON-OFF)

then memory would be enabled from 4000_{16} to DFFE₁₆ (inclusive of these two addresses). Therefore, the use of the S1-S4 switch settings allows memory bounds to be set on any 4K or 2K word boundary. If the lower bound is set greater than the upper bound, the entire memory will be disabled.

In another example, if the following settings are made for a 16-bit address system:

- S1 and S3 don't care
- S2 and S4 set to 0_{16} (0000₂ or all ON)

Memory would be enabled from 0000_{16} to $0FFE_{16}$.

Board select (BSEL) is determined by comparing the eight-most significant incoming address lines XA3.B to A3.B with the values set at switches S1 through S4. Figure 3-6 shows the memory select scheme of the TM 990/203. Switch S1 and S2 settings are magnitude compared (via U1 and U13) to the incoming address line value to determine if the memory address is equal to or higher than the low bound value at S1 and S2 (thus a valid incoming low address); if so, a low is sent to U25 where a similar value from comparitors U33 and U18 shows if the incoming address is equal to or lower than the upper bound set at S3 and S4. The 16/20 bit address bus jumpers allow the /203 to ignore or sense the extended address lines XAO - XA3. In the 16-bit positions, the magnitude comparitors at U1 and U18 are effectively removed from the circuit, and the extended address bits are ignored. The switch settings on S1 and S3 are irrelevant in this case, and the switch settings on S3 and S4 are compared with the adress lines A0-A3 to determine BDSEL. In the 20-bit position the /203 also compares the switch settings on S1 and S2 with the address lines XAO-XA3 when determining BDSEL. If the address is within the upper and lower bounds, BDSEL becomes active (high) at U25-6.

Refer to Figure 3-6 to determine the Memory Bounds switch settings.

FIGURE 3-6. MEMORY CONFIGURATION SWITCHES

FIGURE 3-7 MEMORY SELECT SCHEME FOR THE TM 990/203

Figure 3-7 illustrates the addressing logic aboard the TM 990/203. U37 is a counter that generates the refresh row addresses, and U38 is the buffer that drives the address to the memory devices during a refresh cycle. The address is incremented at the end of the refresh cycle, ready for the next refresh. The counter ensures that all row addresses are accessed.

U24 and U23 are buffers used to multiplex the memory addresses from the processor to the RAM. During processor memory cycles, U24 enables the row address, and U23 enables the column addresses.

The row and column addresses for the memory chips are set up by two 74LS244 octal buffers (U23 and U24) which strobe the row and column address to the memory chips. Table 3-1 lists which processor address lines comprise the row and the column address inputs for the two different memory chips that can be used on the TM 990/203. Figure 3.7(a) depicts the row counter and buffering logic for the memory refresh addresses; Figure 3-7(b) depicts the row and column generation for memory access. Devices U23 and U24 select first the row and then the column address, selected first by RASADDR- then CASADDR-.

Memory Address Signal 4 K 16 K (TMS 4027) (TMS 4116) MA0 A6 A6 MA1 A5 A5 MA2 A4 A4 Row MA3 A3 A3 Address MA4 A4 A4 Row MA3 A3 A3 Address MA4 A8 A7 MA6 - A1 MA7 - - MA6 - A1 MA7 - - MA6 A14 A14 MA7 - - MA6 A12 A12 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A9 MA6 - A8 - MA6 - - A8 <th>y Size</th> <th colspan="7">Memory Size</th>	y Size	Memory Size						
(TMS 4027) (TMS 4116) MAO A6 A6 MA1 A5 A5 MA2 A4 A4 Row MA3 A3 A3 Address MA4 A8 A7 MA5 A7 A2 MA6 - A1 MA7 - - MA6 A12 A12 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A9 MA6 - A8 -	16 К	4 K	Address Signal	Memory A				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	(TMS 4116)	(TMS 4027)						
MAO A6 A6 MA1 A5 A5 MA2 A4 A4 Row MA3 A3 A3 Address MA4 A8 A7 MA5 A7 A2 MA6 - A1 MA7 - - MA0 A14 A14 MA7 - - MA0 A14 A14 MA7 - - MA2 A12 A12 MA6 A12 A12 MA1 A13 A13 MA2 A12 A12 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address M4 A10 A10 MA5 A9 A9 A9 MA6 - A8 - MA6 - A8 -								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A6	AG	MAO					
MA2 A ⁴ A ⁴ Row MA3 A3 A3 Address MA4 A8 A7 MA5 A7 A2 MA6 - A1 MA7 - - MA7 - - MA7 - - MA7 - - MA0 A14 A14 MA7 - - MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA6 - A8 A9 A9 MA6 - A8 A8 A8	A5	A5	MA1					
Row MA3 A3 A3 Address MA4 A8 A7 MA5 A7 A2 MA6 - A1 MA7 - - MA7 A14 A14 MA7 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A9 MA6 - A8 A8	A4	A4	MA2					
Address MA4 A8 A7 MA5 A7 A2 MA6 - A1 MA7 - - MA1 A13 A14 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A9 MA6 - A8 MA7	A3	A3	MA3	Row				
MA5 A7 A2 MA6 - A1 MA7 - - MA0 A14 A14 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A8 MA7 - - -	Α7	8A	MA4	Address				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A2	A7	MA5					
MA7 - - MA0 A14 A14 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A8 MA7 - - -	A1	-	MA6					
MA0 A14 A14 MA1 A13 A13 MA2 A12 A12 Column MA3 A11 A11 Address MA4 A10 A10 MA5 A9 A9 A8 MA7 - - -	-	-	MA7					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	 ۵ 1 ک	A14	MAO					
MA2A12A12ColumnMA3A11A11AddressMA4A10A10MA5A9A9MA6-A8MA7	A13	A13	MA1					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A12	A12	MA2					
AddressMA4A10A10MA5A9A9MA6-A8MA7	A11	A11	MAR	Column				
MA5 A9 A9 MA6 – A8 MA7 – –	A10	A10	MA4	Address				
MA6 – A8 MA7 – –	A9	A9	MA5					
MA7	AB	_	MAG					
	-	-	MA7					
Bank Bank B A2 A0	 A0	A2	Bank B	Bank				
Select Bank A A2 A0	AO	A2	Bank A	Select				

TABLE 3-1. MEMORY ADDRESS GENERATION

(b) ADDRESS MULTIPLEXER FOR PROCESSOR ACCESS

FIGURE 3-8. ADDRESS LOGIC

3.4.5 Read/Write Timing

Figure 3-8 shows the various timer delays and details maximum and minimum timing tolerances on the TM 990/203 board.

Figures 3-9 and 3-10 show the basic read and write operations within the specified temperature range on the board. Figure 3-9 shows a read operation with (1) no wait state (left side of the figure) and (2) one wait state (right side of the figure). Figure 3-10 contains timing for read operations with similar wait states shown.

Times in Nanoseconds (ns)

	MIN	TYP	MAX	
t ₀	126	140	154	
t ₁	70	80	90	
t ₂	40	50	60	
t ₃	318	333	350	
^t W(RL)	255	287	319	
tw(CL)	165	212	258	
ta	376	395	418	
	•			

 $t_{\rm PHL}$ & $t_{\rm PLH}$ $\,$ 3 to 13.5 nanosecond propogation delays

FIGURE 3-9. SYSTEM TIMING SHOWING RAS AND CAS DELAY

FIGURE 3-10 MEMORY WRITE OPERATION TIMING DIAGRAM

3-21

FIGURE 3-11. MEMORY READ OPERATION TIMING DIAGRAM

APPENDIX A

TM 990/203 JUMPER DESCRIPTIONS

The TM 990/203 was designed to fill the memory requirements of current TM 990 systems as well as to provide the flexibility to accommodate future system enhancements.

The jumpers are described here in order to provide an overview of the module's versatility. This is not intended as a guide to modify the module but an aid for the more experienced design engineer so that debugging and reconfiguration tasks can be simplfied.

Table A-1 provides a listing of the variations that are available by using Jumpers E1 through E75. Table A-2 provides a listing showing each possible jumper position and a description of the variation/configuration that is made possible by this connection. In some cases, the etch connecting certain pins must be cut - the user is informed when this is the case. All pins are called out by the schematic diagram sheet where they are located.

CAUTION

Cutting etch or soldering jumper wires to a TM 990 module will void the factory warranty.

PINS	DESCRIPTION
E1 to E2 or E3	Configures power to the memory chips being used.
E5 to E4 or E6	Determines which signal is used to reset the parity interrupt generated on the TM 990/203.
E8 to E7 or E9	Determines which interrupt level (INT1 or INT2)is to be used for a parity interrupt.
E13 to E10, E11, E12, or E14 E66 to E67 or E68	Controls which bank of memory is selected when more than one bank is populated. If only one bank is populated, it must be bank A. The jumper from E13 must be removed to select bank A. *
E16 to E15, E17, or E18 E20 to E19, E21, or E22	Configure the address required for various RAM sizes to meet the address requirements for multiplexed addressing.
E23 to E24, E25, or E26 E27 to E28, E29, or E30	Configure wait states for systems using the "READY" signal for memory timing control. These jumpers must be set in the same position for proper timing
E31 to E32, E33, E34, or E35 E59 to E60 or E61	Determine the number of refresh cycles performed during a 1 millisecond period.*
E36 to E37, E38, or E39	Select for portion of future RAM that is good.
E40, E41, E42, E43	For future expansion
E45 to E44 or E65	Selects the type of refresh to be accomplished.
E47 to E46 or E48	Configures the chip selects for RAM.
E50 to E49 or E51	Configures pin 9 of RAM devices
E53 to E52 or E54	Configures parity for byte or word modes
E55 to E56	Used in conjunction with jumpers E49-E51. Capacitors are added to filter pin 9 (+ 5 V Vcc (CONTINUED)

* If the E13 jumper group is used, the E66 jumper group should have no jumpered connections and vice versa. Likewise, if the E31 jumper group is used, the E51 jumper group should have no jumpered connections and vice versa.

TABLE A-1	JUMPER DESCRIPTIONS (CONCLUDED)
PINS	DESCRIPTION
E57 to E58	Jumper when connected capacitors (E55 to E56) are added to the circuit.
E59,E60, E61	See E31-E35.
E62 to E63 or E64	Selects write control for the memories
E65	See E44-E45
E66,E67, E68	See E10-E14
E69, E70, E71,E72.	Configures the MSB of the address entered to the physical MSB of the device in order to partition the portion of RAM that is good in the case of a partially good RAM.
E74 to E73 or E75	Memory cycle signal select
E78 to E79 or open	Custom/Normal operation (Normal operation = open)
E83 to E82,E87,E88	For:TMS 4027/4116;TMS4108-25-0;or TMS4108-25-1 memories
E82 or E85 to E84	For TMS4108 memories (wire wrap wire), /4027 or /4116 memories
E90 to E91 or E89 E93 to E94 or E92	16-bit address bus (TM 990/100,/101) or 20-bit address bus system

Jumper		Schematic	Cut
Connection	Description	Sheet	Etch?
			•
E1 to E2	Supplies +12 volts to pin 8 of memory	1	Y
E1 to E3	devices IMS 4027 or IMS 4110. Jumpered to supply +5 wolts to pin 8 of	1	N
	future memory devices	I	IN
E5 to E4	In this position the parity interrupt is	2	N
_	reset by backplane signal INT15.B-/P7. A	_	
	low output on this line will clear and		
	disable the parity interrupt. A high on		
	this line will enable the parity inter-		
	rupt.		
E5 to E6	A parity interrupt is reset by executing	2	N
	a CRU output (zero or one) to a partic-		
	ular location. The particular location		
	is programmed into a SN/4520/N PROM by		
	INT15 B- for other purposes. It also		
	allows the user to configure his parity		
	reset in the CRI address man. In to 16		
	different addresses can be programmed		
	simultaneously		
E8 to E9	Configures the TM 990/203 parity inter-	2	N
	rupt to level 1 via backplane signal		
	INT1.B		
E8 to E7	Configures the parity interrupt to level	2	N
N7 T	2 via INT2.B- on the backplane.		
No Jumper	Interrupts disabled.		
	Jumper when 4K DRAMs are used.	3	N
E13 + 514 E12 + 5 = 11	Jumper when TO K RAMS are used.	. 3	N N
	This feature allows a swap of Bank A	· 3	IN
	and Bank B memory. A CRI output to bit		
	8 of the TMS 9901 on the processor modul	e	
	swaps access to Bank A or Bank B. In th	is	
	way the user can expand his memory by		
	swapping memory Banks. A low output to		
	bit 8 enables Bank B and a high output e	n-	
	ables Bank A. The memory bounds switche	S	
	should not be set for more memory than		
	there is in one bank.		
No Jumper	Select Bank A memories only		
hor	Secon Bank it memorites only	3	N
E13 to E12	For future expansion.	3	N

TABLE A-2. JUMPER CONECTION DESCRIPTIONS

(CONTINUED)

Jumper		Schematic	Cut
Connection	Description	Sheet	Etch?
COIMECTION	Description	Dileet	BUCH:
E66 to E68	Should be jumpered in byte mode. Both	3	N
	Banks A and B should be populated in	5	
	this case.*		
E66 to E67	For future expansion	3	N
E16 to E15	Jumper for 4 K BAMs.	2	N
E16 to E18	Jumper for 8K or 16 K RAMs.	2	N
E16 to $E17$	For future expansion.	2	N
E20 to E19	Jumper for 4 K BAMs.		N
E20 to E22	Jumper for 8K or 16 K RAMs.	2	N
E20 to E21	For future expansion.	2	N
E23 to E24	0 memory access wait states.	4	N
E23 to E25	1 memory access wait states.	4	N
E23 to E26	2 memory access wait states.	4	N
E27 to E28	0 memory access wait states.	4	N
E27 to E29	1 memory access wait states.	4	N
E27 to E30	2 memory access wait states.	4	N
E31 to E32	256 cycles/ms	5	N
E31 to E33	128 cycles/ms	5	N
E31 to E34	64 cycles/ms	5	Ν
E31 to E35	32 cycles/ms	5	N
E59 to E60	0 cycles per 1 ms (test position).	5	N
E59 to E61	In TM 990 system this pin is ground	5	Ν
	and allows external refreshes (under co	n-	
	trol from P1-91 on backplane of card ca	nge).	
	A one on this pin forces a refresh cycl	.e.	
	The one must be valid for one positive		
	transition of BUSCLK.B		
E36 to E37	Jumper for totally good memory devices.	2	Y
E36 to E38	Most significant row or column has to	2	Y
	be high for good operation.		
E36 to E39	Most significant row or column has to	2	Y
	be tied low for selection of portion of		
	RAM that is good.		

TABLE A-2. JUMPER CONECTION DESCRIPTIONS(CONTINUED)

(CONTINUED)

* If the E13 jumper group is used, the E66 jumper group should have no jumpered connections and vice versa. Likewise, if the E31 jumper group is used, the E51 jumper group should have no jumpered connections and vice versa.

Jumper		Schematic	Cut
Connection	Description	Sheet	Etch?
		_	
E40 to E41	Standard configuration.	2	Y
E40 to E43	Partition RAM memory.	2	Y
E42 to E43	Standard configuration.	2	Y
E42 to E41	Partition RAM memory.	2	<u>Y</u>
E45 to E44	Transparent refresh with cycle steal	4	N
	upon refresh violation.	1.	
	Cycle steal reiresn.	4	N
E47 to E46	Jumper for use of 4K memory devices.	3	N
E47 to E48	Jumper for use of any other.	3	N
E50 to E49	Jumper for those RAM devices requiring	3,	Y
	+5 volts on pin 9 (4K and $16K$).		
E50 to E51	For future expansion.	3	Y
E53 to E52	Jumper for parity on 16 bits or entire	3	Y
	word.	<u> </u>	
<u>E53 to E54</u>	Jumper for parity on 8 bits, bits D0-D7	• 3	<u>Y</u>
E55 to E56	Used in conjunction with jumpers E49-E5	1.3	Y
	In cases where pin 9 of RAM is Vcc (+5V)	
	capacitors are added to filter this		
	supply.		
E57 to E58	When connected capacitors are in the ci	r- 3	Y
	cuit.		
E62 to E63	Standard configuration.	5	Y
E64 to E65	Allows off-board control.	5	Y
E69 to E70	Standard configuration.	2	Y
E71 to E72	Standard configuration.	2	Y
E69 to E72	Partition RAM memory.	2	Y
E70 to E71	Partition RAM memory.	2	Y
E74 to E73	For systems having early MEMCYC- signal	. 4	Y
E74 to E75	For systems utilizing standard MEMCYC-	4	Y
	signal (signal comes during 2nd memory		
	clock cycle).		
E78 to E79	Custom application	3	N
open	Normal application		
E83 to E82	For use when TMS 4027 or TMS 4116	3	N
	memories are present		
E83 to E87*	For TMS 4108-25-0 memories		
E83 to E88*	For TMS 4108-25-1 memories		
E84 to E82**	For TMS 4108 Memories(Jumper wire)	2	N
E89 to E90 &	20-bit address bus	2	N
E92 to E93	(extended addressing)	—	
E91 to E90 &	16-bit address bus	2	N
E94 to E93	(TMS990/100,101)		

TABLE A-2. JUMPER CONECTION DESCRIPTIONS (CONCLUDED)

****** E83 must be in TMS 4108 position

* E84 to E82 Jumper must also be in place

APPENDIX B

SCHEMATICS

в-6

APPENDIX C

CRU PARITY READ/RESET USER OPTION

C.1 INTRODUCTION

This appendix contains detailed information on selecting the CRU map and coding the 74LS287 PROM (in U5) for using the CRU to read and reset the parity interrupts on the TM 990/203. In a system using more than one TM 990/203 board, each parity interrupt PROM can be given a separate CRU address; thus a unique address can be used to handle parity errors for each board.

A logic 1 found at this address indicates a parity error occured; a zero indicates no error occured. The error can be reset by writing to the address (any CRU write instruction---SBO, SBZ, or STCR).

C.2 CRU ADDRESS NOMENCLATURE

Refer to Figure C-1 for the following definitions:

- CRU Hardware Base Address: Contents of bits 3 to 14 of register 12
- CRU Bit Address: CRU Hardware Base Address plus a signed displacement contained in the CRU instruction
- CRU Software Base Address: Contents of bits 0 to 15 of register 12.

SOFTWARE BASE ADDRESS

FIGURE C-1. CRU ADDRESS NOMENCLATURE

C.3 CRU MAP SELECTION AND PROGRAMMING CONSIDERATIONS

The following considerations must be taken into account when setting up the CRU map and programming the PROM:

- The TM 990/100 and /101 microcomputer boards reserve the first 256 bits (sixteen 16-bit words) of the total 4096-bit CRU space for I/O interrupt lines and on-board expansion. Therefore, CRU hardware baseaddresses 0000-00FF₁₆ z(contained on address lines A3-A14 or software base address 0000-01FE₁₆) are reserved, and CRU hardware base addresses 0100₁₆-0FFF₁₆ are available for expansion.
- Sixteen contiguous bits of CRU space are enabled by the PROM "nibble" (4-bits) which is programmed to a logic O. CRU Address lines A11-A14 (least significant) are not decoded by the PROM and therefore are "don't cares" that do not affect the selecting of the PROM nibbles. The 16 CRU bit addresses enabled can be computed by concatenating any of the poissible 16 hex logic values (0 - F₁₆) of address lines A11-A14 to the end of the hex logic value on A3-A10. For example, if A3-A10 containewd address 7C₁₆ then CRU bit addresses 7CO₁₆ to 7CF₁₆ would all enable the same PROM nibble located at CRU bit address 7CO₁₆ (see Figure C-2).
- Only one nibble per PROM should be programmed to a logic 0 (all others to a 1), and in multiboard memory systems, each of the nibbles programmed to logic 0 on each board should have its own unique CRU address. This insures that a CRU software base address (one 16-bit word) will enable only one PROM on one board. In this way, a CRU address from the microcomputer will enable only one PROM; thus, preventing the outputs to CRUIN from different memory boards from overlapping and conflicting with one another.
- The specific "nibble" in the 74S287 PROM must be programmed to a logic 0 output for a selected CRU address input on address lines A#-A10. However, to simplify PC board layout, address lines A3 A10 do not correspond directly to address input lines H A on the 74LS287 PROM (see Figure C-2).

<u>A4</u> <u>A10</u> <u>A9</u> <u>A8</u>	H (MSB) G 74LS287 F PROM (256 x 4) E	NOTE: ADDRESS LINES A11 TO A14 NOT INTERPRETED BY PROM
A3 A3 A6	D C (LSB) D01 B D02 A (LSB) D03 (MSB) D04	NC NC NC DC NC

FIGURE C-2 PROM U5 (74LS287) ADDRESS AND DATA PINS

C.4 DETERMINE PROM ADDRESS TO BE CODED WITH ZEROES

Use the following steps to code the PROM correctly:

- 1) Determine the desired hardware base address (bits 3 14 of R12) of the PROM. (Note that only bits 3-10 are used). Address bits A11-A14 are not decoded and are "don't cares" (see Figure C-2).
- 2) Insert the binary value of the hardware base address in the 12 blanks in the top of Figure C-3 (Note that bits 11-14 are "don't cares", and bits 0-3 and bit 15 are not used)
- 3) Transfer the binary value of bits 3 to 10 in the top of Figure C-3 to the correspondingly numbered boxes in the bottom of the Figure. The resulting 8-bit vbalue in the bottom boxes will be the hex PROM address (input pins A-H) of the "nibble" to be programmed to a logic 0.

FIGURE C-3 INTERPRETING R12 CONTENTS INTO ADDRESS OF PROM "NIBBLE"

This subsection illustrates the development of a PROM address from the CRU hardware base address.

C.5.1 Example 1

In this example, the desired hardware base address is 01A0₁₆.

- 1) CRU Hardware Base Address = $01A0_{16}$ CRU bits enabled = $01A0_{16} - 01AF_{16}$
- Interpret "nibble" address in PROM

Therefore, the PROM "nibble" at address 29_{16} should be programmed to all zeroes, and the remaining "nibbles" programmed to all ones (note that the "nibble" can be enabled by using CRU hardware base addresses $1A0_{16}-1AF_{16}$, software base addresses $0340_{16} - 035E_{16}$, because only bits 3-10 of R12 are used to select the PROM address.

C.5.2 Example 2

In this example, the desired CRU software base address is 1FFE₁₆.

- 1) CRU Software Base Address = 1FFE16 CRU Hardware Base Address = 0FFF16 CRU bits enabled = 0FF016
- 2) Interpret "nibble" address in PROM.

Note that because address lines A3-A10 were all logic 1, the bit pattern to the PROM was the same as the contents of bits 3-10 of register 12.

C.5.3 PROM Contents Example

Figure C-4 is a listing of the 256 four-bit "nibbles" in a PROM that has been programmed to enable the parity error read/reset circuitry when FF_{16} is applied to the PROM address inputs (as shown in the second example in C.5.2 above). Each line labeled ADD00 to ADDF0 represents 16four-bit "nibbles", whose contents is reflected by the 16hexadecimal characters to the right of these lables. The first line contains the values for PROM input address 00 to OF_{16} , the second line for input address 10_{16} to $1F_{16}$, is at PROM input address FF_{16} .

	TITL	1R0M203	2/2/79/
	IDT	1R0M2031	
ADDOO	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADD10	DATA	SFFFF, SFFFF, SFFFF,	SEFEE
ABD20	DATA	>FFFF,>FFFF,>FFFF,	SEESE
ABDBO	DATA	>FFFF,>FFFF,>FFFF,	SEFEE
ADD40	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADD50	DATA	>FFFF,>FFFF,>FFFF,	SEFEE
ADD60	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADD70	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADDSO	DATA	SEFFE, SEFFE, SEFFE,	SFFFF
4DD90	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADDAO	DATA	>FFFF,>FFFF,>FFFF,	SEFEE
ADDBO	DATA	>FFFF, >FFFF, >FFFF,	SFFFF
ADDCO	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADDDO	DATA	>FFFF,>FFFF,>FFFF,	SFFFF
ADDEO	DATA	>FFFF,>FFFF,>FFFF,	SEFEE
ADDFO	DATA	>FFFF,>FFFF,>FFFF,	SFFFO
	END		

FIGURE C-4 EXAMPLE LISTING OF PROM CONTENTS

APPENDIX D

UTILIZING THE PARITY OPTION

D.1 GENERAL

This section describes the requirements for using the parity option on the TM 990/203. An example program is also included.

D.2 PARITY OPTION SOFTWARE REQUIREMENTS

The software requirements for utilizing the parity option of the TM 990/203 are as follows:

- 1. Initialize routine initializes all the parity bits upon powerup or parity interrupt rrequest.
- 2. Interrupt setup routine routine that enables the appropriate interrupt and possibly loads interrupt vectors.
- 3. Interrupt handler routine routine written to possibly recover from a parity failure and diagnose or analyze a parity problem. It may call the parity initialize routine in order to correct the parity bit that failed.

D.3 PARITY INITIALIZE ROUTINE

The parity initialize routine should be written as a subroutine so that it is available upon request and also can be called during a powerup sequence. The Interrupt Handler may use this routine to correct "soft" errors. A very simple but effective method of initializing the parity bits can be accomplished by using the code given in the SETPAR routine (page 005 of the listing in this appendix). In this routine the content of each memory location is read and then written back. This method is non-destructive to the contents of memory and can be called at any time with no consequence to the user. In short the initialize routine should write to every enabled location in the dynamic memory. The ability to reset memory without disturbing the contents is a useful feature.

D.4 INTERRUPT SETUP ROUTINE

The setup routine as shown in the listing is somewhat more complex than seemingly need be because it is designed to operate under the TIBUG monitor for the TM 990/101. The reason for the added complexity is that the hardware is fixed. In essence, the interrupt vectors required for interrupt processing are "fixed" in EPROM. The program example reads the interrupt vector program counter value from EPROM. It inserts a BLWP (branch and load workspace pointer) command to branch to the location of the interrupt handler. The processor reads the vector upon receipt of an interrupt request, branches to the program counter location and then encounters the branch inserted at this This method is possible because the programmed values for the location. interrupt vectors in 101 TIBUG point to user RAM and thus can be loaded with the BLWP command followed by the branch address. If possible the interrupt vectors should be programmed with the correct program counter and workspace pointer. In that case the program sequence that loads the branch commands can be omitted: this precludes the use of TIBUG for the TM 990/101.

Another more essential part of the software interrupt routine is to load the TMS 9901 interrupt mask to enable the selected parity interrupt for the TM 990/203 interrupt request. This is necessary because the interrupt from the TM 990/203 is processed by the TMS 9901 on the processor module.

D.5 INTERRUPT HANDLER

An interrupt handler serves two purposes. The first is to indicate that something was in error. The second is to allow the user to recover from a parity error and isolate the problem or return the control to the processor.

Two examples of interrupt handlers are given in the listing. One prints a snapshot of the program environment at the time of the interrupt request. This is a printing of the workspace pointer, program counter and status as well as the contents of the workspace registers. The other examines the interrupt input while reading consecutive locations in memory. This routine maps the memory by indicating the location(s) with parity problems, if the problem is repeatable. It may not catch a location with a "soft" error.

Diagnostic routines can be substituted in place of these routines in order to locate failing devices.

D.6 HARDWARE

The hardware needed for the example software given is a TM 990/101M microcomputer and a TM 990/203 expansion memory module. TIBUG resides at locations 0000_{16} to OFFE16 in EPROM on the TM 990/101M, and the RAM area on the TM 990/101M is mapped into the memory area from FE0016 to FFFE16.

The memory on the TM 990/203 can occupy any of the memory space not occupied by the program and the TM 990/101 memory. The program should reside in EPROM.

D.7 BOARD INITIALIZATION LISTING

The listing of an example powerup routine that can be used to initialize the TM 990/203 is given on the following pages.

PWRUP203 TM990/203	TXI DYNAMIC	MIRA RAM	SET UP	2.3.0 ROUTIN	78.244 E	00:00:41	01/01/00	PAGE 0001
0002			IDT	1 PWRU	P2031			
0003		187			OCDAM T			
0004		*	DOUTT	HIS PR	UGRAM I	S JUST UNI		A PUWER-UP
0005		*	RUUIIn	NE IHAI	LUULD I	BE USED N	J INITIALIZE	THE TM9907203
0006		*	UYNAMI	IC MEMU	RY BUAR			
0007		*		IN GENE	RAL IER	MS THE FLU	JW OF THE PRI	JORAM IS AS
0008		*	FULLU	NS: 				4001/
0009		*	1	L. INII 2. CET -	IALIZE THE IMO	THE PARIT	Y BIIS IN ME	NUKY D ACCEDI
0010	•	*	<u>لە</u>	2. OEI Tur I		7701 INTER	KRUFT MHOK D	JAUCEPI
0012		ж ж	-	D TNOCI	PHRIIT DT DDAN	INTERRUPT. Cure to ti	LE DADITY IN	TEODHOT
0012		ж ж	•	HANDI	LERS AT	THE PART	TE FHRIIT IN	
0010		*		PPOG	RAM COUL	NTER LOCAT	TTON	
0015		*	4		F THE	TMS9900 TI	VTERRUPTS	
0016		*	-	5. FXIT	hay beau 9 9 9 9 86 1	11107700 II	Chercitor 10	
0017		¥	-					
0018		¥	1	WO EXA	MPLE IN	TERRUPT HA	ANDLERS ARE (JIVEN.
0019		¥						
0020		¥						
0021		* 1.	*					
0022		¥	T	FASK NU	MBER ON	E IS TO IN	NITIALIZE ALI	_ THE PARITY
0023		¥	BITS I	IN MEMO	RY. THI	S IS ACCOM	PLISHED BY	READING FROM
0024		*	EACH L	OCATIO	N AND TH	HEN WRITT	ING THE SAME	INFORMATION
0025		*	BACK.	IN THIS	s way ai	LL THE PAR	RITY BITS ARE	E SET AND
0026		*	NONE C	OF THE	INFORMA	TION IN ME	EMORY IS DEST	FROYED. THIS
0027		¥	ROUTIN	NE IS V	ERY USE	FUL IF EXE	ECUTED IN A I	NORKING
0028		*	ENVIRO	ONMENT I	WHERE TH	HE DATA IN	N MEMORY CAN	NOT BE
0029		*	DESTRO	OYED.				
0030		*						4 *
0031		*						
0032		* 2.	* 7				TTE THE OOA	
0033		*	MASK L		ONE EOR	THE LEVEL	OF INTERPIE	T ASSIGNED
0035		*	TO THE	PARTT'	V INTER	THE LEVEL	HERE THAT (NIV THE
0036		*	BITSI	ISED ARI	FURITI	EN TO, NOM	VE OF THE OTH	HER INTERRIPT
0037		*	MASK E	BITS AR	E CHANGE	ED.		
0038		*						
0039		¥						•
0040		* 3.	*					
0041		*	T	HE THI	RD PART	OF THIS E	EXAMPLE INSE	RTS BRANCHES
0042		¥	AT THE	INTER	RUPT VE	CTOR PROGR	RAM COUNTER L	OCATIONS.
0043		¥	WHEN A	A PARIT	Y INTER	RUPT OCCUP	RRS THE PROCE	ESSOR PICKS UP
0044	*	*	THE PF	ROGRAM	COUNTER	AND WORKS	SPACE POINTER	R FROM THE
0045		¥	INTERF	RUPT VE	CTOR AS	USUAL. UF	PON ARRIVAL A	AT THE NEW
0046		*	PROGRA	AM COUN	TER LOCA	ALLUN THE	PROCESSOR F	INUS A BRANCH
0047		*	IO THE	: INTER	RUPI HAN	NDLER ROUT	FINE, ASSUMIN	NG THAT NOTHING
0048		*	HAS IF	AMPERED	WITH IN	HE CUNTENT	IS OF THIS LU	JUATION SINCE
0047		ж ж		NERUF 1	NUUTINE N TUTO T	WHO EXEUL DRANCH TO	THE INTERRY	
0051		*	гч Тигос	MUST P	ς ητο 1 Ε Δ ΡΕΤΙ	IRN TNETPI	ICTION INCEP	FI THNULER TEN THIS IS
0052		*	INSERT			THE PROGRA	M TO RETURN	TO THE
0053		*	PROGRA	M THAT	WAS EXP	ECUTING A	THE TIME OF	THE INTERNIPT
0054		¥	REQUES	ST.				in the second
0055		¥	1	THE ASSI	UMPTION	3 THAT ARE	E MADE ARE AS	3 FOLLOWS.

D**-**3

PWRUP203 TM990/203	TXI DYNAMIC	1IRA RAM SEI	r up	2.3.0 ROUTIN	78.24 Ne	44 00:00):41	01/01/00	PAGE	: 0002
0056 0057 0058 0059 0060 0061 0062 0063 0064 0065 0066 0067 0068 0069 0069		* A. * * * * B. * * * * * * * *	THE TIB VEC WORK THIS	USER) UG 401 TOR 19 SPACES ROUT)	IS EXEO I F I S PROGE S ARE I I INE IS	CUTING T THIS TIE PROGRAMM BOTH IN INTERRUF N BE USE RAMMED T DEFINED WITH THO THE INTE CALLED AFTER TH TRY COMM FIRST LO	TIBUG AUG HAS TED SO RAM. THAN THAN TO BE I BY THI DSE USI ERRUPT VIA T HE PC MAND. I DCATIOI	401-3. S THE INTE THAT THE THUS THE B DLER CAN B ONLY INT. USEFUL. E USER NOT ED BY THE VECTOR AL IBUG'S 'E' IS SET UP EXECUTION N.	RRUPT VEC PC AND WS RANCH TO E INSERTE 2 TO CONFL HANDLERS LOCATIONS COMMAND USING THE STARTS AT	TORS ARE AN D. .ICT OR
0071 0072 0073 0074 0075 0076 0077 0078		* * 4. * * II * Of * *	T MEDI RDER	HE FOU ATE (L THAT 1	JRTH T/ _IMI) { THE TM\$	ASK IS S Statemen 39900 W:	SIMPLY NT OF ILL AC	A LOAD IN THE PROPER CEPT THE I	ITERRUPT M LEVEL IN NTERRUPT.	1ASK 1
0079 0080 0081 0082 0083 0084 0085	FF00 FF20	* * TSTWS INTWS * *	WORK EQU EQU	SPACE >FF0(>FF2(ATIONS	WORKS WORKS	PACE FOR F PACE FOR I	OWER UP F NTERRUPTS	0UTINE
0088 0087 0088 0089 0090 0091 0092 0093		* * * * * * *		DEFII	NITION: ,10 ,14	S ******	****	***	***	*****
0094 0095 0096 0097 0098 0099 0100 0101	0100 0080 0380 0420	* MIS * BA9901 TIBUG RTWPC BLWPC *	EQU EQU EQU EQU EQU	>0100 >0080 >0080 >0380 >0420	2004723 0 0 0		9901 TIBUG RTWP BLWP	CRU BASE A ENTRY POI COMMAND COMMAND	DDRESS NT	
0102 0103 0104 0105 0106 0107 0108 0109		 ****** * Pi ***** * Pi ***** * * *	***** DWER ***** *****	***** UP MEI ***** ***** THIS RDER	****** ****** MORY II ****** ****** ROUTII TO SET	******* NITIALI ******* ******* NE WRITI ALL TH	****** ZE ROU ****** ****** ES TO E PARI	********** TINE *********** ********** EVERY LOCA TY BITS.	*********** **************************	+****** +******* +******* +******* * * * * *

PWRUP203 TXM TM990/203 DYNAMIC	IIRA RAM SET UP	2.3.0 78.244 00:0 ROUTINE	00:41 01/01/00	PAGE 0003	
0110 0111 0112 0113 0114	* THE * INI * CYCI *	REASON FOR WRITING TIALIZE THE MEMORY LES IS REQUIRED BEF	3 TO THE MEMORY TWICE CHIPS. A MINIMUM OF FORE THE MEMORIES ARE	IS TO EIGHT OPERABLE.	
0115	POWER				
0116 0000 02E0 0002 FF00	LWP	I TSTWS	LOAD INITIALIZE WOR	KSPACE	
0117 0004 2FA0 0006 023E1	PRN	T @PWRUP	PRINT BANNER TO INI	ICATE	
0118	.*		WHAT IS HAPPENING.		
0119 0008 06A0 000A 004E1	BL	CSETPAR	WRITE TO ALL LOCATI	ONS	
0120 000C 06A0 000E 004E1	BL	@ SETFAR	TWICE		
10121	*		TO CLEAR ALL PARITY	BITS	
0122	*		to other the thirt		
0123 ************************************					
0124	* THIS SECTION ENABLES THE PARITY INTERRUPT BY				
0125	* 100	DING THE 9901 INTER	RELET MASK. ONLY ONE	INTERRUPT	
0126	* INP	UT NEED BE ENABLED	DEPENDING ON THE STA	TE OF THE	
0127	* .IIM	PER ON THE IM990/20	3 MEMORY BOARD THAT	SELECTS	
0128	* THE	PRIORITY OF THE PA	ARITY INTERRUPT.	offer of the second sec	
0129	* ''''				
0120 0010 0200		P12 PA9901	017 - 9901 BASE AND	7	
0130 0010 0200	L 1	R12, DH7701	R12 - 9901 BHOE HDI		
0121 0014 1500	CD7	0	THE MODE		
0131 0014 1200	307 CDO	0	INT HODE		
0132 0016 1001		1	INT I MHON		
0133	*		***UMI) FREVIOUS LI	INE IF INT.	
0134	*		LEVEL 2 15 10 BE	USED.	
0135	*		JUMPER E8 10 E7		
0136	*		THT O MACK		
0137 0018 1002	580	2	INT 2 MASK		
0138	*		***OMIT PREVIOUS LI	INE IF INT.	
0139	¥		LEVEL 1 IS TO BE	E USED TO	
0140	*		HANDLE PARITY IN	NT. REQUESTS	
0141	*		JUMPER ES TO E9		
0142 *					
0143	0143 ************************************				
0144	* NEXT				
0145	*	THE PARITY INTER	RUPT FLIP FLOP IS RES	SET	
0146	* AND	A BRANCH TO THE PI	ARITY INTERRUPT HANDL	LER IS	
0147	* INS	ERTED AT THE INT 1	AND INT 2 PROGRAM		
0148	* COU	NTER LOCATIONS.			
0149 001A 1E17	SBZ	23	CLEAR INT. REQUEST	IF ACTIVE	
0150 001C 1D17	SBO	23	RE-ENABLE PARITY IN	NTERRUPT	
0151	*		BIT 23 IS P7 OF 990)1 USED	
0152	*		TO CLEAR PARITY IN	FERRUPTS	
0153	*		ON THE TM990/203.		
0154	¥				
0155	*	THE FOLLOWING IN	SERTS OF BRANCHES TO	INTERRUPT	
0156	* HAN	DLER ROUTINES CAN	BE OMITTED IF THE IN	FERRUPT	
0157	* VEC	TORS CAN BE CHANGE	D TO ACCOMMODATE THE	INTERRUPT.	
0158	*	THIS HAS BEEN AD	DED TO WORK WITH 401-	-3 TIBUG.	

D**-**5

Ì,
PWRUP203	TXT	1IRA -		2.3.0 78.	244 00:	00:41	01/01/00	PAGE 0004
TM990/203	DYNAMIC	RAM	SET UP	ROUTINE				
0159		*	THE	INTERRUPT	VECTOR	FOR INT	1 IN 401-3	TIBUG IS
0160		*	WS=F	FF5A PC=FF7	7A			
0161		*	THE	INTERRUPT	VECTOR	FOR INT	2 IN 401-3	TIBUG IS
0162		¥	WS=F	FAE PC=FF6	E			
0163		¥						
0164 001	IE 0201		LI	R1,>6		VECTO	R FOR INT1	
002	20 0006							
0165 002	22 CO51		MOV	*R1,R1		GRAB	VECTOR PC VA	LUE
0166 002	24 0202		LI	R2,BLWPC		REG2	= BLWP COMMA	ND
002	26 0420							
0167 002	28 CC42		MOV	R2,*R1+		SET U	P BRANCH COM	MAND
0168 002	2A 0203		LI	R3, INT1		PICK	UP INT HANDL	ER ENTRY ADD.
002	20 00584							
0169 002	2E CC43		MOV	R3,*R1+		SET U	P CODE ENTRY	(INT PC)
0170 003	30 0204		LI	R4,RTWPC		THIS	IS A RTWP CC	MMAND
003	32 0380							
0171 003	34 C444		MOV	R4,*R1		INSER	T FOR RETURN	
0172_003	36 0201		LI	R1,>A		VECTO	R PC FOR INT	2
003	38 000 A							
0173 003	3A CO51		MOV	*R1,R1		GRAB	VECTOR PC VA	LUE
0174 003	3C CC42		MOV	R2,*R1+		SET U	P BRANCH COM	IMAND
0175 003	SE 0203		LI	R3, INT2		PICK U	JP INT HANDL	ER ENTRY ADD.
004	10 0102 ⁷							
0176 004	12 CC 4 3		MOV	R3,*R1+		SET U	P CODE ENTRY	(INT PC)
0177 004	14 0:444		MOV	R4,*R1		INSER	T RTWP INSTR	·

PWRUP203 TXMIRA 2.3.0 78.244 00:00:41 01/01/00 PAGE 0005 TM990/203 DYNAMIC RAM SET UP ROUTINE . 0179 ******************************* LIMI 15 0180 0046 0300 UNMASK INTERRUPTS 0048 000F 0181 004A 0460 B @TEST1 004C 018C1 0182 0183 ********** * THIS ROUTINE IS CALLED VIA 'BL' 0184 0185 * NOTE THAT IT DOES NOT CHANGE THE CONTENTS * OF MEMORY. 0186 0187 SETPAR 0188 0189 004E 04C3 CLR R3 SET START ADDRESS SETP MOV *R3,*R3 0190 READ THEN WRITE AT SAME LOC. 0191 0050 C4D3 INCT R3 INC ADDRESS AND CHECK IF = 0 0192 0052 0503 JNE SETP IF NOT DONE CONTINUE 0193 0054 16FD 0194 0056 045B RT OTHERWISE RETURN 0195 ÷¥-0196 ***** * PARITY INTERRUPT HANDLER (INT1) 0197 ******* 0198 0199 ¥ 0200 THIS ROUTINE PRINTS A SNAPSHOT OF ¥ ~ * * 0201 THE PROGRAM UNDER EXECUTION AT THE TIME OF A PARITY INTERRUPT REQUEST (INT1) 0202 THIS PROGRAM FETCHES REGISTERS FOR TWO 0203 BRANCHES BACK. ONE FOR THE INTERRUPT AND ONE FOR THE BRANCH INSERTED AT THE INT. VECTOR 0204 0205 ₩ PROGRAM COUNTER. 0206 0207 ¥Ł. INT1 0208 0209 0058 FF20 DATA INTWS, INTIPC W.S. AND P.C. 005A 005C1 0210 INT1PC 0211 0050 0300 LIMI O DISABLE INTERRUPTS 005E 0000 0212 0060 0200 SET CRU BASE TO 9901 LI R12,>0120 0062 0120 0213 0064 1E07 SBZ 7 CLEAR AND DISABLE PAR. INT. PRNT @INTMSG 0214 0066 2FA0 PRINT 'PAR. INT. HAS OCCURRED' 0068 00D21 0215 006A C20D MOV R13,R8 PICK UP BRANCH WORKSPACE 0216 0060 0068 MOV @26(8),R1 PICK UP PROGRAM W.P. 006E 001A PRNT @WS 0217 0070 2FA0 PRINT HEADER FOR WS 0072 00EC/ 0218 0074 2E81 HEX0 R1 OUTPUT IT 0219 0076 2FA0 PRNT @PC PRINT HEADER FOR PC 0078 00F24 MOV @28(8),R1 0220 007A C068 GET PROGRAM P.C. 0070 0010 0221 007E 2E81 HEXO R1 OUTPUT IT 0222 0080 2FA0 PRNT @ST PRINT HEADER FOR STATUS

	0082	00F81				
0223	0084	C068		MOV	@30(8),R1	GET PROGRAM ST.
	0086	001E				
0224	0088	2E81		HEXO	R1	OUTPUT IT
0225	008A	2FA0		PRNT	@CRLF	CLEAR PRINT LINE
	008C	01891				
0226	008E	2FA0		PRNT	@CRLF	SPACE LINE
	0090	01891				
0227	0092	C228		MOV	@26(R8),R8	PICK UP PROG.REGS.
	0094	001A				
0228	0096	0203		LI	R3,>5230	ASCII 'RO'
	0098	5230				
0229	009A	0204		LI	R4,>3D00	ASCII (=/
	009C	3D00				
0230	009E	04C2		CLR	R2	CLEAR FLAG
0231			WSOUT			
0232	00A0	0200		LI	R0,>FFF8	COUNTER FOR 8 CHAR'S
	00A2	FFF8				
0233			WSOUT1			
0234	00A4	C078		MOV	*R8+,R1	GET OLD REG. CONTENTS
0235	00A6	2FA0		PRNT	@SPACE	OUTPUT SPACES
	00A8	OOFE1				
0236	00AA	2F83		PRNT	R3	OUTPUT REG. NAME
0237	00AC	2E81		HEXO	R1	OUTPUT REG. CONTENTS
0238	00 AE	0583		INC	R3	UPDATE NAME
0239	OOBO	0283		CI	R3,>523A	IS NAME INVALID ?
	00B2	523A				
0240	00B4	1602		JNE	FIXRET	IF NOT, BYPASS FIX
0241	00B6	0203		LI	R3,>5241	CHANGE TRET TO TRAT
	00B8	5241			· .	
0242			FIXRET			
0243	OOBA	0580		INC	RO	INCREMENT REG. COUNT
0244			¥			EIGHT ON THE LINE ?
0245	OOBC	16F3		JNE	WSOUT1	IF NOT, CONTINUE
0246	OOBE	2FA0		PRNT	@CRLF	OTHERWISE, CLEAR PRINT LINE
	0000	01891				
0247	0002	C082		MOV	R2,R2	ALL DONE ?
0248	0004	1602		JNE	ENDPAR	IF SO, RETURN
0249	0006	0702		SETO	R2	SET LOOP FLAG
0250	0008	10EB		JMP	WSOUT	AND FINISH
0251			ENDPAR			
0252	00CA	06A0		BL	@ SETPAR	
	0000	004E1				
0253	00CE	1D07		SBO	7	RE-ENABLE PAR. INT.
0254	OODO	0 380		RTWP		RETURN TO ON GOING PROG.
					x	

PWRUP20	03	TXN	1IRA	2	2.3.0	78.	.244	00:00):41	Ó1/01/0	DO PAGE	0007
TM99072	203 D	YNAMIC	RAM SET	UP F	OUTI	NE						
0256			*+++++	*****			****			an ain ain ain ain ain ain ain ain ain		
0257			****	++++		TNT	FRRIN	 		MEGGAGEG	*****	******
0258			*++++++	+++++	· · ·	• • • • •	++++-		******	heoonoeo ********		******
0259			INTMSG									
0260	0002	οD	1111100	RYTE	> n.	Δ						
	0003	ŎĂ		A 1 1 6								
0261	0004	20		TEXT	< PA	RITY	INT.	. occi				
0262	00E9	OD		BYTE	>0,0	A,>0						
	00EA	OA										
	OOEB	00										
0263			WS									
0264	OOEC	20		TEXT	1	lS=≦						
0265	00F1	00	1	BYTE	00							
0266			PC									
0267	00F2	20		TEXT	Ύ F	'C=1						
0268	00F7	00		BYTE	00							
0269			ST									
0270	00F8	20		TEXT	< s	ST=1						
0271	OOFD	00	1	BYTE	00							
0272			SPACE									
0273	OOFE	20		TEXT	<i></i>							
0274	0100	00		BYTE	00							
0275	•		1	EVEN								

•

2

.

PWRUP20 TM990/2)3 203 D.	TXI YNAMIC	MIRA RAM SE	T UP I	2.3.0 ROUTIN	78.244 E	1 00:00	0:41 0	1/01/00	PAGE	0008
0277			ж								
0279			******	*****	******	******		********	******	*******	***
0278			A DADI	ккака: Г∨ ТЫ			ED (*********	*******	*******	אא
0277			* FHRI	1 T T T T T	LENNOF	I THINDL	- <u></u> (.	LINI (22) 			ж
0280			******	*****	******	******	*****	********	********	********	***
0281			*		TUTO						
0282			*		IHIS	RUUTINE	E READ	5 THRUUGH	MEMORY IN	J FIND	
0283			*	IHE I	LUCATI	UN UF F	ARITY	ERRORS.	THE ADDRES	55	
0284			*		ACH LU DINTED	CALLON	FUUND	WITHAP	ARITY PRO	BLEM	
0285			12	15 Pi	RINIED						
0286			*	-	IU HA	LI IHE	EXECU	IIUN OF I	HIS PRUGRA	-im	
0287			*	TYPE	ANY C	HARACIE	:K.				
0288			*		ALIHU	UGH TH	IS PRU	JRAM 15 N	UN-DESTRUC	LIVE	
0289			*	10 11	HE CUN	TENIS (OF MEM	JRY THE R	OUTINE MUS	ST NUT	
0290			*	RUN	IHRU I	HE WORK	SPACE	REGISTER	S. UPON C	JMPLEIIU	JN
0291			*	EXEC	UTION	IS SEN	BACK	TO THE R	OUTINE UNI	JER	
0292			¥	WAY	AT THE	TIME (OF THE	INTERRUP	т.		
0293			*								
0294			INT2								
0295	0102	FF20		DATA	INTWS	, INT2P(
	0104	01061									
0296			INT2PC								
0297	0106	0300		LIMI	0			MASK ALL	INTERRUP	rs	
	0108	0000							•		
0298	010A	2FA0		PRNT	GINTM	SG		OUTPUT I	NTERRUPT I	1ESSAGE	
	0100	00D21									
0299	010E	2FA0		PRNT	@INT2	CK		PRINT IN	T2 MSG.		
	0110	01701									
0300	0112	04C1		CLR	R1			CLEAR LO	OP COUNT		
0301	0114	0404		CLR	R4			CLEAR FO	UND FLAG		
0302	0116	0200		LI	R12,>	080		SET CRU	BASE TO 99	902	
	0118	0080									
0303	011A	1E12		SBZ	18			CLEAR 99	02 RCV. BU	JF. FULL	_ FLAG
0304	0110	OA1C		SLA	R12,1			SET UP F	OR 9901 BA	ASE	
0305			AGAIN1								
0306	011E	0202		LI	R2,>F	FFE		SET STAR	T ADDRESS	- 2	
	0120	FFFE									
0307	0122	0203		LI	R3,>F	E00		SET END	ADDRESS		
	0124	FE00									
0308			INT2G0								
0309	0126	0200		LI	RO, >F	FF6		SET #/LI	NE COUNT	(10)	
	0128	FFF6									
0310	012A	2FA0		PRNT	@CRLF			GO TO NE	XT LINE		
	0120	01894									
0311			MIX								
0312			*++++	++++	+++++	++++++	+++++	F+++++++	+++++++++++++++++++++++++++++++++++++++	*+++++	⊦ + +
0313			* CHEC	< FOR	A CHA	RACTER	TO TE	RMINATE I	NT. HANDLE	ER	
0314			*	PREM	ATUREL	Y			•		
0315			*								
0316			CHARCK								
0317	012E	1FD5		тв	>AA->	100/2		9902 REC	IEVE BUFFE	ER FULL	
0318			*					>AA IS B	IT 21 AT 1	THE 9902	2 BASE
0319			*					ADD. OF	>80. THIS	IS THE	RCV.
0320			*					BUFFER F	ULL FLAG.		
0321	0130	1318		JEQ	EINT2		:	IF SO, E	ND ROUTINE	<u> </u>	

PWRUP20 TM99072	203 D.	TXI YNAMIC	1IRA RAM SE	TUP	2.3.0 ROUTINE	78.244	00:00:41	01/01/00	PAGE	0009
0322			*++++	+++++	++++++	· + + + + + + + +	 +++++ +++++	· • • • • • • • • • • • • • • • • • • •	+++++	+++
0323	0132	1É17		SBZ	23		RESE	ET AND DIASBLE I	NT.	
0324	0134	1D17		SBO	23		RÉ-E	ENABLE INT.		
0325			MIX1							
0326	0136	0502		INCT	R2		INCF	REMENT ADDRESS		
0327	0138	8002		С	R2,R3		DONE	E YET ?		
0328	013A	1300		JEQ	E0INT2	2	IF S	SO, GO TO END OF	INT2	
0329	0130	C052		MOV	*R2,R1	· ·	REAI) LOCATION		
0330	013E	1000		NOP			***	VAIT***WAIT***		
0331	0140	C481		MOV	R1,*R2	2	REWF	RITE PARITY BIT		
0332	0142	1F02		тв	2		REAI	D INT INPUT		
0333	0144	13F8		JEQ	MIX1		IFN	NOT, KEEP GOING	!	
0334	0146	2FA0		PRNT	@ SPACE					
	0148	00FE1								
0335	014A	0704		SETO	R4		SET	FOUND FLAG		
0336	014C	2E82		HEXC	R2		OUTF	PUT ERROR ADDRES	S	
0337	014E	0580		INC	RO		INCF	REMENT #/LINE CO	UNT	
0338	0150	13EA		JEQ	INT2G0)				
0339	0152	10ED		JMP	MIX		MIX	IT UP		
0340			EUIN12	MOU						
0341	0154	0104		MUV	R4, R4		FUUR	NU ANY ?		
0342	0156	1605		JNE	EINT2		IF S	SU EXII		
0343	0158	1401			RI,RI			JUPS DUNE?		
0344	OISH	1001			EUIZ		16 3	DO, END TEST		
0345	0150	TUEU	FOTO	ONE	HOHINI					
0348	0155	2500	COIZ	PRNT	GNONE					
0047	0140	01704		1 1 0 1 1			1, ,	101 / N.I.N. 50		
0348	0100	01/0	EINT2							
0349	0162	2 EA 0	b	PRNT	OCRL F		CL E4			
	0164	01894					Sar Bas Inc. 1			
0350	0166	06A0		BL	@ SETPA	AR .	RESE	T PARITY BITS		
	0168	004E								
0351	016A	1E17		SBZ	23		RESE	ET PARITY INTERS	UPT	
0352	0160	1D17		SBO	23		RE-E	ENABLE PAR. INT.		
0353	016E	0380		RTWF	I Contraction of the second					

PWRUP20 TM99072)3 203 DY	TXI NAMIC	MIRA RAM SE	T UP F	2.3.0 ROUTINE	78.244 E	00:00:	:41	01/01/00	PAGE	0010
0355 0356			*	MESSA	AGES FO	OR INT2					
0357			INT2CK								
0358	0170	45		TEXT	<i>'ERROF</i>	RS.AT:					
0359	017A	OD		BYTE	>D, >A	,>0					
	017B	OA									
	017C	00									
0360			NONE								
0361	017D	OD		BYTE	>D,>A						
	017E	OA									
0362	017F	4E		TEXT	YNONE	FOUND					
0363	0189	OD	CRLF	BYTE	>D,>A	,>0					
	018A	, OA									
	018B	00									
0364				EVEN							
0365			*								
0366			*****	*****	*****	*****	*****	******	*****	*****	***
0367			*	TEST	1	LOCATES	S VALII	D RAM M	EMORY		*
0368			*****	*****	*****	******	*****	******	****	*****	***
0369			*								
0370			* TEST	1 DEF	FINES S	START A	ND STOP	P ADDRE	SSES		
0371			*		AND PE	ERFORMS	A BAS	IC READ	WRITE TEST	•	
0372			*								
0373			*	PROG	RAM DES	SCRIPTI	ON				
0374			*		THIS	TEST WR	ITES TO	O THE F	IRST LOCATI	ON AND	
0375			*		THEN F	READS I	T BACK	. IF IT	IS CORRECT	THEN	
0376			*		THE I	NVERSE	DATA IS	S WRITT	EN TO THE L	OCATIO	Ν.
0377			*		TE IT	IS COR	RECT TH	HEN THE	S IS THE ST	ART AD	D
0378			*		RESS.	IF IT	IS NOT	CORREC	T THEN THE	NEXT	
0379			*		LOCAT	TON IS 1	CHECKEI	D FCT.	UP TO SECO)_	
0380			*		ALI	CONTU	GUOUS	BLOCKS	OF MEMORY 4	RF	
0381			*		RECORI	DED BETI	WEEN >	2000 AN	D >F000.		
0382			*								
0383			*		THIS (CAN BE I	USED TO	о снеск	THE SETTIN	IG OF TI	HF
0384			*	ADDR	ESS SW	ITCHES I	ON THE	TM990-	203 BOARD.		
0385			*								
0386			*								
0387			TEST1								
0388	0180	0204		LI	R4,>F	000	1	R4 HAS	SEARCH END	ADD.	
	018E	F000									
0389	0190	0701		SET0	R1		1	DISTURB	DATA = >FF	FF	
0390	0192	0402		CLR	R2		-	DATA =	0		
0391	0194	0203		1 T	R3.DEF	FFF	1	R3 HAS	SEARCH STAP	T ADD.	
	0196	FFFF									
0392	~		*				1	MINUS 2			
0393	0198	'0 4 0'A		CLR	86				ST FLAG		
0394	0190	0400		CLR	RS		i	CLEAR B	IOCK FOUND	EL AG	
0395	V1/H	0400	EIND		1.0						
0294	0190	0500	1 1142	TNCT	D 2				NT ANDRESS		
0307	0195	C1D2		MIDU	*80.P	7		SAVE DA	TA FAD DEC.	IORE	
0398	0140	0002		MOV	R2.*R	, 3+		MAVE DA	TA TO LOCAT	TON	
0200	0142	0012		MOU	*R2.P	0. 0		SAVE DA	TA HEPE AN	1017 10	
0400	0104	C4C1		MOU	R1. 8P	Š	•	DISTUPP	I A ALAC ALS	.0	
0401	0104	0642		DECT	- R3	0	1	RESTORE	ADDRESS OF		TÖN
0401	0140	0040			11-0		. 1	NEGIONE	. ADDINESS OF	LOCHI	2 O I N

.

PWRUP20	3	TXN DAMAG	1IRA	2	.3.0	78.244	00:00	:41	01/01/00	PAGE C	011
IM99072	03 01	NAMIC	RAMUSEI	UP F		=			<i>C</i>		
0402	0148	C153		MOV	*R3. R			READ DA	ATA BACK		
0403	0166	8085		£	85.R2			IS DAT	A VALID ?		
0404	0100	1610		INF	ENDCK	1		TE NOT	CK IF LAST	100.	
0405	OI AE	CCC1		MOU	R1. *R	* 2+		MOU TN		00.	
0405	OIRO	C4C2		MOV	P2.4P	2		DISTUR	R NATA BUS		
0400	0182	0402		DECT	P3			RESTOR	FLOC ADDR	FSS	
0407	0102	0040		MOU	AP2. P	=		READ D	ΔΤΔ ΒΔΓΚ		
0400	0186	8045		nov C	85.81			TS DAT			
0410	0189	16040		INF	FNDCK	1		TE NOT	CHECK FOR	END ADD.	
0411	01BO	0007		MOV	R7. *R	- 3+		RESTOR	E DATA HERE		
0412	OIBC	C4C0		MOV	R0.*R	3		AND HE	RE		
0413	01BE	0643		DECT	R3	-		AND RE	-ADJUST R3	•	
0414	0100	8103		C.	R3.R4			UPPER I	INIT REACH	FD 2	
0415	0102	1405		JHE	ENDCK	1		TE SON		· • • • •	
0416	0104	C186		MOV F	6. R6	-		OTHERW	ISE, SEE IE	START ADD) .
0417	~		*					HAS BEI	EN FOUND		
0419	0106	16E0		. INF	EIND			TE SO.	60 0N		
0419	0108	0706		SETO	RA			OTHERW	ISE,SET STA	RT ADDRES	39
0420	0100	0243		MOV	83.89			SET ST	ART ADDRESS		
0421	0100	10F7		JMP	FIND			AND GO	EIND END		
0422	0.00		ENDCK1	2111	1 2110						
0423	01CE	0800		MOV	80.02	(R3)		RESTOR	F DATA		
··	0100	0002									
0424	0102	C186		MOV	R6, R6			СНЕСК	IF START		
0425			*					ADDRES	S FOUND YET		
0426	0104	1607		INE	ENDAD	n		IF SO I	R3 HAS END	ADD.	
0427	01D6	8103		C	R3, R4	-		DONE Y	ET ?		
0428	0108	1AE1		. 11	FIND			IF NOT	, KEEP GOIN	IG !	
0429	01DA	C208		MOV	R8, R8			HAS AN	Y MEMORY BE	EN FOUND	2
0430	01DC	1612		JNE	EOT1			IF SO	CK END OF T	EST 1	
0431	01DE	2FA0		PRNT	@MSG1	6		IF NOT	PRINT NONE	FOUND	
	01E0	021A	•								
0432	01E2	100F		JMP	EOT1			GO TO I	EOTI		
0433			ENDADD								
0434	01E4	C283		MOV	R3,R1	0		SET EN	D ADDRESS		
0435	01E6	C208		MOV	R8, R8			IF NOT	FIRST BLOC	K, DON'T	
0436	01E8	1602		JNE	PASS			PRINT	ALL OF MESS	AGE	
0437	01EA	2FA0		PRNT	@MBOU	ND		PRINT	MEMORY FOL	IND	
	01EC	02064									
0438			PÁSS								
0439	01EE	0708		SETO	R8			SET BL	OCK FOUND		
0440	01F0	2E89		HEX0	R9			PRINT	'START ADD'		
0441	01F2	2FA0		PRNT	e to			PRINT	<to <="" td=""><td></td><td></td></to>		
	01F4	0215^{\prime}									
0442	01F6	2E8A		HEX0	R10			PRINT	'END ADDRES	;S1	
0443	01F8	2FA0		PRNT	@CRLF			PRINT	A CAR.RET.	AND LINE	FEED
	01FA	01891									
0444	01FC	0406		CLR	R6			CLEAR	START ADDRE	SS FOUND	FLAG
0445	01FE	8103		С	R3, R4			DONE Y	ET ?		
0446	0200	1ACD		JL	FIND			IF NOT	, CONTINUE!		

OTHERWISE EXIT

в

EOT1

¥

0447

0448

0449 0202 0460 0204 0080

@TIBUG

 PWRUP203
 TXMIRA
 2.3.0
 78.244
 00:00:41
 01/01/00
 PAGE
 0012

 TM990/203
 DYNAMIC
 RAM
 SET
 UP
 ROUTINE

0450	0206	OD	MBOUND	BYTE	>D,>A		
	0207	0A					
0451	0208	4D		TEXT	MEMORY	FROM	~
0452	0214	00		BYTE	0		
0453	0215	20	то	TEXT	1 TO 1		
0454	0219	00		BYTE	>0		

PWRUP203 TXMIRA 2.3.0 78.244 00:00:41 01/01/00 PAGE 0013 TM990/203 DYNAMIC RAM SET UP ROUTINE

0456			*	
0457			*****	***************************************
0458	021A	4E	MSG16	TEXT IND RAM MEMORY FROM >2000 TO >F0001
0459	023B	OD		BYTE >D,>A,>O
	0230	ΟA		
	023B	00		
0460	023E	50	PWRUP	TEXT 'POWER UP IN PROGRESS'
0461	0252	OD		BYTE >D,>A,>O
	0253	QA		
	0254	00		
0462				END

PWRUP203 TXMIRA 2.3.0 78.244 00:00:41 01/01/00 PAGE 0014 TM990/203 DYNAMIC RAM SET UP ROUTINE

<pre>/ P / P R R R R S T / Y / Y</pre>	ASS WRUP 11 15 5 9 PACE	01EE 023E 000B 000F 0005 0009 00FE 0215	RC RC R12 R2 R6 RTWPC ST	00F2 0000 0000 0000 0002 0006 0380 00F8 5500		POWER R1 R13 R3 R7 SETP TEST1	021A 0000 0001 000D 0003 0007 0050 018C	×	NONE PRNT R10 R14 R4 R8 SETPAR TIBUG	017D 000E 000A 000E 0004 0008 004E 0080
T Tu		0215	TSTWS	FF00	1	WS	OOEC	1	WSOUT	00A0

0000 ERRORS

TXXREF		2.3.0	78.244	00:	05:45	01/	01/00	PAG	E 0001	
ACA 1814	000E	00.4	67							
AGAINI DAGOOAL	0305	034	3							
BAYYUI DLUDC	0076	013	4							
BLWPC	0099	016	0							
CHARLE	0316	000	E 000/	004/	0010	0040	~ * * ~			
	0363	022	3 UZZG	0246	0.310	0349	0443			
EINIZ	0.348	032	1 0342							
ENDADD	0433	042	6	0.4.F						
ENDUK I	0422	040	4 0410 0	0415						
ENDPAR	0251	024	8							
E012	0346	034	4							
EUINI2	0340	032	8							
EUTI	0447	043	0 0432					-		
FIND	0395	041	8 0421	0428	0446					
FIXRET	0242	024	0							
HEXU		009	0							
INT1	0208	016	8							
INTIPC	0210	020	2							
INT2	0294	017	5							
INT2CK	0357	029	9							
INT2G0	0308	033	8							
INT2PC	0296	029	5							
INTMSG	0259	021	4 0298							
INTWS	0083	020	9 0295							
MBOUND	0450	043	7							
MIX	.0311	033	9							
MIX1	0325	033	3							
MSG16	0458	043	1							
NONE	0360	034	7							
PASS	0438	043	6							
PC	0266	021	9							
POWER	0115	•								
PRNT		009	1							
PWRUP	0460	011	7							
RO		023	2 0243	0309	0337	0399	0412	0423		
R1		016	4 0165	0165	0167	0169	0171	0172	0173	0173
		017	4 0176	0177	0216	0218	0220	0221	0223	0224
		023	4 0237	0300	0329	0331	0343	0343	0389	0400
		040	5 0409							
R10		043	4 0442							
R12		013	0 0212	0302	0304					
R13		021	5	~						
R2		016	6 016/	01/4	0230	0247	0247	0249	0306	0326
		032	7 0329	0331	0336	0390	0398	0403	0406	
R3		016	8 0169	0175	0176	0189	0191	0191	0192	0228
		023	6 0238	0239	0241	0307	0327	0391	0396	0397
		039	8 0399	0400	0401	0402	0405	0406	0407	0408
-		041	1 0412	0413	0414	0420	0423	0427	0434	0445
K4		017	0 0171	0177	0229	0301	0335	0341	0341	0388
		041	4 0427	0445						
K5		040	2 0403	0408	0409		_ = .			
K6		039	3 0416	0416	0419	0424	0424	0444		
R7		039	7 0411						_	_
K8		021	5 0227	0227	0234	0394	0429	0429	0435	0435
		043	У .							
K9		042	0 0440							

TXXREF		2.3.0	78.244	00:	05:45	01/01/00	PAGE
RTWPC SETP SETPAR SPACE ST TEST1 TIBUG TO TSTWS WS	0098 0190 0188 0272 0269 0387 0097 0453 0082 0263	017 019 011 023 022 018 044 044 011 021	0 3 9 0120 5 0334 2 1 9 1 6 7	0252	0350		
WSOUT WSOUT1	0231 0233	025 024	0 5				

0002

THERE ARE 0058 SYMBOLS

APPENDIX E

PARTS LIST

TABLE E-1. PARTS LIST FOR TM 990/203 MODULE

Symbol

Description

C1-C4, C6-C9, C11, C12, C15-C28, C31-C37, C41,	*Capacitor, 10 uF, 50 V
C42, C44-C52, C54, C57-C90	
C5, C29, C38	Capacitor, 68 pF, 15 V
C13	Capacitor, 1200 pF, 25 V, 2%
C14	Capacitor, 1000 pF, 25 V, 2%
C39, C53	Capacitor, 22 uF, 35 V
C92	Capacitor, 330 pF, 25 V, 2%
C93	Capacitor, 2200 pF, 25 V, 2%
C94	Capacitor, 680 pF, 25 V, 2%
CR1	Diode, Silicon Zener (TI E7918, Motorola .4MS.1AZ1)
DS1	Optoelectric Device, TIL200
R1, R3-R6, R11, R17, R19, R21, R34	Resistor, 10 Kohms, 1/4 W, 5%
R2, R7, R18, R22, R9	Resistor, 1 Kohms, 1/4 W, 5%
R8	Resistor, 4.7 Kohms, 1/4 W, 5%
R9	Resistor, 1.5 Kohms, 1/4 W, 5%
R10, R12, R23	Resistor, 330 ohms, 1/4 W, 5%
R13	Resistor, 453 ohms, 1/4 W, 1%
R14	Resistor, 324 ohms, 1/4 W, 1%
R20	Resistor, 680 ohms, 1/2 W, 5%
R24, R27-R31	Resistor, 680 ohms, 1/4 W, 5%
R25, R26	Resistor, 15 ohms, 1/4 W, 5%
R35, R37, R39 R40	Resistor, 249 ohms, 1/4 W, 1% Resistor, 422 ohms, 1/4 W, 1%
S1, S2, S3, S4	Switch, Dual In Line, 4 position
111 1113 1118 1122	TC SN7/1585N
	$\frac{10}{10}, \frac{50}{10}$
113	$\frac{10}{10}, \frac{50745129}{10}$
U4, U6	10, SN741.S241N
U7	10, 50745240
U8	IC. SN74S03N
U9. U15. U31	IC. SN74S114N
U10, U37	IC. SN74LS393N
U11, U40	IC, SN74S132N
U12, U26	IC, SN74S09N
U14, U25	IC, SN74S51N
U16, U44	IC, SN74S74N
U17	Resistor pack, 10 Kohms, 16 pins
U19	IC, SN74LSOON

*Exceptions for model TM 990/203-21A are listed in Table E-3.

TABLE E-1. PARTS LIST FOR TM 990/203 MODULE (CONCLUDED)

Symbol

Description

U20, U21.	U27 U28			
U22,	U30,	U32,	U39	
U29	_			
U35,	U36,	U41,	U42	
043				
XU5,	XU45-	- XU78		

IC, SN74S280N IC, SN74LS245N IC, SN74S00N IC, SN74S11N IC, SN74S373 IC, SN74LS74N *Socket, 16 pin IC

TABLE E-2. MEMORY DEVICES

Symbol	Description	Model
U45-U78	IC, 16 K RAM, TMS 4116	TM 990/203-23
U45-U61	IC, 16 K RAM, TMS 4116	TM 990/203-22
U45-U78	IC, 4K X 1 RAM, TMS 4027	TM 990/203-21
U45-U61	IC, 8K X 1 RAM, TMS 4108	TM 990/203-21A

TABLE E-3. EXCEPTIONS TO TABLE E-1 FOR MODEL TM 990/203-21A

Symbol

Description

C1-C4, C6-C9, C11, C12,	Capacitor, 10 uF, 50 V
C15-C28, C31-C37, C41,	(Deletes C44-C52 and C75-C90)
C42, C54, C57-C74	

XU5, XU45-XU61

Socket, 16 pin IC (Deletes XU62-XU78)

*Exceptions for model TM 990/203-21A are listed in Table E-3.

APPENDIX F

TM 990 MEMORY MAPPING

F-1 GENERAL

Although the TM 990/203 dynamic RAM memory board has the capability of selecting either of the two memory banks (A and B) as explained in subsection 2.4.3.3, this does not reflect the memory mapping architecture of the TM 990 product line. This appendix outlines the TM 990 memory mapping structure.

The TM 990 address bus contains 20 separate lines, a basic set of 16 (A0 through A15) and an extended set of four (XAO through XA3). (The address bus is covered in detail in paragraph F.3 of this appendix.) This 20-bit address field permits the TM 990 system bus to support a memory capacity of up to one megabyte (1,048,576 bytes) with memory mapping. This memory can be made up of masked ROM, field-programmable ROM (PROM), erasable PROM (EPROM), static RAM (SRAM), and dynamic RAM (DRAM). The systems designer has the flexibility to choose the combination which best meets his application. The TM 990 product family provides a series of processor and memory expansion modules which can be combined to form the required configuration. Since the address space is shared by processor on-board memory, expansion memory and memory mapped I/O, care must be exercised when configuring a system not to overlap addresses on the various functions, except in specific cases where bus conflicts are avoided (for example it might be desireable to write to a mapped I/O device and a RAM location simultaneously).

F-2 PAGED MEMORY MAPPING

For most systems applications, the 64K-byte memory capacity addressable by the basic set of address lines A0 through A15 will be more than adequate. For those systems requiring additional memory capacity, the total addressable memory can be increased to one megabyte by use of memory mapping. Memory mapping is a technique which enables the processor's basic 16-line address field to be expanded into a 20-line address field. This process is illustrated in Figure F-1.



FIGURE F-1. PAGED MEMORY MAPPING

The four most significant bits of the processor's basic address field are used by the memory mapper to access one of sixteen 8-bit codes stored within the mapper. This 8-bit code from the mapper is put onto the extended memory address bus to form the most significant part of the extended memory address. The least significant 12 bits of the extended memory address are the unaltered least significant 12 bits of the basic address from the processor. Figure F-2 shows the structure of this extended memory address word.



For each of the 8-bit codes obtainable from the memory mapper, there are 2^{12} or 4096-byte addresses available to the processor. Each set of 4096 (4K) addresses is considered to be one page of memory. Changing the 8-bit code from the mapper is equivalent to changing the page of memory. The 8-bit field from the memory mapper allows up to 256 pages in the system. The four most significant address bits from the processor, however, can address only one out of 16 pages at a time. This is illustrated in Figure F-3.



FIGURE F-3. MEMORY ADDRESSING WITH PAGED MEMORY MAPPING

To utilize the entire 256 pages of memory the 16 8-bit codes of the memory mapper are dynamically altered by the processor under software control.

F-2

F-3 ADDRESS BUS

The address bus consists of 20 three-state address lines. These 20 lines are comprised of a set of 16 basic address lines, A0 through A15, and a set of four extended address lines XA0 through XA3. The address bus is used to access memory locations, CRU bits and for memory mapped I/O.

For most applications, a 16-bit byte address is formed with AO as the most significant bit (MSB) and A15 as the least significant bit (LSB). These 16 bits permit a processor to address up to 64K bytes. For word addresses, line A15 is held low and A14 becomes the LSB. A processor can address up to 32K words. The four extended address lines permit a processor to use memory mapping to address up to 1M bytes. Lines XAO (MSB) and XA3 (LSB) form the most significant part of the 20-line address bus.

Memory-mapped I/O permits TM 990 I/O modules to be addressed (for data transfer) in the same manner as a memory location; data transfer takes place on the TM 990 data bus. All 20 address lines may be used to access memory mapped TM 990 I/O modules; normally these modules should not have the same addresses as memory locations. Most TM 990 I/O modules, however, because of cost, simplicity and flexibility will use the Communications Register Unit (CRU). Each bit in the CRU is addressed individually or in groups by the processor, using the 12-bit address field formed with address lines A3 through A14.

All 20 address lines are controlled by the master processor unless disabled by the activation of HOLD-. The address lines are not terminated on the system backplane.

F-4 MEMORY CONTROL SIGNALS

<u>MEMEN-</u> Memory Enable: When active (low), it indicates that the address bus contains a memory address, and that a memory access is in progress. MEMENmay remain active for several consecutive memory cycles. It is inactive (high) during CRU cycles. MEMEN- is a three-state signal controlled by the master processor unless disabled by activation of HOLD-. MEMEN is terminated on the system backplane.

<u>MEMCYC-</u> Memory Cycle: When active (low), it indicates that a memory cycle is in progress. MEMCYC- is activated one BUSCLK cycle after MEMEN- is made active, and remains so only for a single memory cycle. MEMCYC- is normally released on the second BUSCLK- following the receipt of the READY signal. A memory cycle can be extended, however, by holding MEMCYC- active. MEMCYC- is a three-state signal controlled by the master processor unless disabled by activation of HOLD-. MEMCYC- is terminated on the system backplane.

<u>DBIN</u> Data Bus In: When active (high), it indicates that the processor has disabled its output buffers to allow memory to place read data on the data bus during MEMEN-. DBIN remains low in all cases except during a memory read cycle. It can be used in conjunction with an active MEMEN- signal to indicate the data direction during a memory cycle. (When high, a read cycle is in progress, and when low, a write cycle is in progress.) DBIN is a three-state signal controlled by the master processor unless disabled by activation of HOLD-. DBIN is terminated on the system backplane. <u>WE-</u> Write Enable: When active (low), it indicates that data to be written into memory is present on the data bus. WE- is a three-state signal controlled by the master processor unless disabled by activation of HOLD-. WEis terminated on the system backplane.

<u>READY</u> Ready: When active (high), this indicates that memory will be ready to complete its read or write operation during the next BUSCLK- cycle. When a not-ready condition is indicated during a memory operation, the processor suspends operation and enters a wait state until the memory indicates that it is ready. READY is driven by an open collector device and is not terminated on the system backplane.