As you are now the owner of this document which should have come to you for free, please consider making a donation of $£ 1$ or more for the upkeep of the (Radar) website which holds this document. I give my time for free, but it costs me money to bring this document to you. You can donate here https://blunham.com/Misc/Texas

Many thanks.
Please do not upload this copyright pdf document to any other website. Breach of copyright may result in a criminal conviction.

This Acrobat document was generated by me, Colin Hinson, from a document held by me. I requested permission to publish this from Texas Instruments (twice) but received no reply. It is presented here (for free) and this pdf version of the document is my copyright in much the same way as a photograph would be. If you believe the document to be under other copyright, please contact me.

The document should have been downloaded from my website https://blunham.com/, or any mirror site named on that site. If you downloaded it from elsewhere, please let me know (particularly if you were charged for it). You can contact me via my Genuki email page: https://www.genuki.org.uk/big/eng/YKS/various?recipient=colin

You may not copy the file for onward transmission of the data nor attempt to make monetary gain by the use of these files. If you want someone else to have a copy of the file, point them at the website. (https://blunham.com/Misc/Texas). Please do not point them at the file itself as it may move or the site may be updated.

It should be noted that most of the pages are identifiable as having been processed by me.

I put a lot of time into producing these files which is why you are met with this page when you open the file.

If you find missing pages, pages in the wrong order, anything else wrong with the file or simply want to make a comment, please drop me a line (see above).

It is my hope that you find the file of use to you.
Colin Hinson
In the village of Blunham, Bedfordshire.

## Texas Instruments

## AMPL

# TMAM 6095 EVALUATION MODULE 

## FOR TMS 9995 MICROPROCESSOR

MICROPROCESSOR SERIES'"

Retumn ta Polin Hewran Mor

Texas Instruments Reserves the right to make changes at any time in order to supply the customer with the best possible product.

TI cannot assume responsibility for any circuits shown or represent that they are free from patent infringement.

## TABLE OF CONTENTS

### 1.0 INTRODUCTION

| 1.1 | General | $1-1$ |
| :--- | :--- | :--- |
| 1.2 | Board Configuration | $1-2$ |
| 1.3 | General Specifications | $1-4$ |
| 1.4 | Reference Documents | $1-4$ |
| 1.5 | Numerical Representations | $1-5$ |
| 1.6 | Glossary | $1-6$ |

### 2.0 INSTALLATION

2.1 General ..... 2-1
2.2 Required Equipment ..... 2-1
2.3 Power Supply ..... 2-1
2.4 Space and Environmental Requirements ..... 2-1
2.5 Unpacking ..... 2-2
2.6 Hookup ..... 2-3
3.0 OPERATION
3.1 General ..... 3-1
3.2 Verification ..... 3-1
3.3
3.4
Power-up/Reset ..... 3-1
Sample Programs ..... 3-2
3.4.1 Sample Program 1 ..... 3-2
3.4. 2 Sample Program 2 ..... 3-3
3.5 Troubleshooting Techniques ..... 3-4
3.5.1 Test Equipment Requirements ..... 3-5
3.5.2 Procedures ..... 3-5
3.5.2.1 ..... 2.5.2.2
3.5.2.3
Visual Checks ..... 3-5
Static Checks ..... 3-5
Dynamic Checks ..... 3-6

| 4.1 | General | $4-1$ |
| :--- | :--- | ---: |
| 4.2 | Major Internal Signals | $4-3$ |
| 4.2 .1 | System Buses | $4-4$ |
| 4.2 .1 .1 | Address Bus | $4-4$ |
| 4.2 .1 .2 | Data Bus | $4-5$ |
| 4.2 .1 .3 | CRU Bus | $4-5$ |
| 4.2 .1 .4 | Control Bus | $4-5$ |
| 4.2 .2 | Auxiliary Control Signals | $4-6$ |
| 4.3 | Clock Oscillator | $4-7$ |
| 4.4 | RESET Logic | $4-7$ |
| 4.5 | Device Select Logic | $4-9$ |
| 4.6 | Memory | $4-10$ |
| 4.6 .1 | General-Purpose Memory Sockets | $4-11$ |
| 4.6 .2 | Personality Plugs | $4-13$ |
| 4.6 .3 | Dedicated Read/Write Memory | (RAM) |
| 4.7 | Sockets | $4-15$ |
| 4.7 | Serial Communication Ports | $4-16$ |
| 4.7 .1 | EIA Interface | $4-20$ |
| 4.7 .2 | Try Interface | $4-20$ |
| 4.8 | Memory And CRU Address Map Changes | $4-20$ |
| 4.9 | Wait State Logic | $4-21$ |
| 4.10 | External Instruction Logic | $4-22$ |
| 4.11 | Single-step Logic | $4-23$ |
| 4.12 | Prototype Area | $4-24$ |

### 5.0 EVMBUG INTERACTIVE MONITOR

| 5.1 | General | 5-1 |
| :---: | :---: | :---: |
| 5.2 | User Memory | 5-1 |
| 5.3 | EVM BUG Commands | 5-3 |
| 5.3.1 | Execute Under Breakpoint (EXB) | 5-5 |
| 5.3.2 | Inspect/Change CRU (IC) | 5-5 |
| 5.3 .3 | Dump Memory (DM) | 5-7 |
| 5.3.4 | Dump Memory To Digital Cassette/Paper Tape (DMC) | 5-8 |
| 5.3.5 | Execute Command (EX) | 5-12 |
| 5.3 .6 | Find Data Command (FD) | 5-12 |
| 5.3 .7 | Hexadecimal Arithmetic (HFX) | 5-13 |
| 5.3.8 | Load Memory From Cassette or Paper Tape (LMC) | 5-13 |
| 5.3.9 | Inspect/Change Memory (IM) | 5-15 |
| 5.3.10 | Inspect/Change User WP, PC, and |  |
|  | ST Registers (IR) | 5-16 |
| 5.3.11 | Execute In Single Step Mode (SS) | 5-17 |
| 5.3.12 | Toggle Null Flag (TNF) | 5-17 |
| 5.3.13 | Inspect/Change User Workspace |  |
|  | Registers (IWR) | 5-18 |
| 5.3.14 | Assembler Commands: (XA, XAE, XRA, XCL) | 5-19 |


| 5.3.14.1 | Execute Assembler With New Symbol Table: (XA) | 5-19 |
| :---: | :---: | :---: |
| 5.3.14.2 | Execute Assembler With Existing Symbol |  |
|  | Table: (XAE) | 5-19 |
| 5.3.14.3 | Execute Reverse Assembler: (XRA) | 5-20 |
| 5.3.13.4 | Execute Communications Link: (XCL) | 5-20 |
| 5.4 | User-Accessible Utilities | 5-20 |
| 5.4 .1 | Write One Hex Character to Terminal (XOP 8) | 5-21 |
| 5.4.2 | Read Hex Word From Terminal (XOP 9) | 5-22 |
| 5.4 .3 | Write Four Hex Characters To |  |
|  | Terminal (XOP 10) | 5-23 |
| 5.4.4 | Echo Character (XOP 11) | 5-23 |
| 5.4 .5 | Write One Character To Terminal (XOP 12) | 5-24 |
| 5.4.6 | Read One Character From Terminal (XOP 13) | 5-24 |
| 5.4 .7 | Write Message To Terminal (XOP 14) | 5-24 |
| 5.5 | EVMBUG Error Messages | 5-25 |
|  | SYMBOLIC ASSEMBLER |  |
| 6.1 | General | 6-1 |
| 6.2 | TMS 9995 Symbolic Assembler Listing | 6-3 |
| 6.2 .1 | Listing Format | 6-3 |
| 6.2.1.1 | Location Counter | 6-3 |
| 6.2.1.2 | Assembled Object Code | 6-3 |
| 6.2.1.3 | Label Field | 6-3 |
| 6.2.1.4 | Op Code Field | 6-3 |
| 6.2.1.5 | Operand Field | 6-3 |
| 6.2.1.6 | Comment Field | 6-4 |
| 6.3 | Labels and Comments | 6-4 |
| 6.3 .1 | Dollar Sign To Indicate "At This Location" | 6-4 |
| 6.3.2 | Expressions | 6-5 |
| 6.3 .3 | Cancel Source Statement Being Input | 6-5 |
| 6.3 .4 | Translate Characters Into ASCII Code |  |
|  | Using Single Quotes | 6-5 |
| 6.4 | Assembler Directives | 6-6 |
| 6.4.1 | AORG Directive | 6-6 |
| 6.4.2 | BSS Directive | 6-7 |
| 6.4 .3 | DATA Directive | 6-7 |
| 6.4 .4 | END Directive | 6-8 |
| 6.4 .5 | EQU Directive | 6-9 |
| 6.4 .6 | TEXT Directive | 6-10 |
| 6.5 | Assembler Action | 6-11 |
| 6.6 | Operation | 6-12 |
| 6.6 .1 | Calling The Assembler | 6-12 |
| 6.6 .2 | Exiting To The Monitor | 6-13 |
| 6.7 | Entering Instructions | 6-13 |
| 6.7 .1 | Label Field | 6-13 |
| 6.7 .2 | Opcode Field | 6-13 |
| 6.7 .3 | Operand Field | 6-13 |

6.7 .4
6.7 .5
6.7 .6
6.8
6.9

The Comment Field
Concluding The Instruction
6-14
Errors
6-16
Pseudo-Instructions
6-18

### 7.0 EIA COMMUNICATIONS LINK

| 7.1 | General | $7-1$ |
| :--- | :--- | ---: |
| 7.2 | System Description | $7-2$ |
| 7.3 | System Requirements | $7-4$ |
| 7.3 .1 | Host System Requirements | $7-4$ |
| 7.3.1.1 | Hardware Requirements | $7-4$ |
| 7.3 .1 .2 | Software Requirements | $7-5$ |
| 7.3 .2 | Terminal Requirements | $7-6$ |
| 7.4 | Communications Link Usage | $7-6$ |
| 7.4 .1 | Starting The Link | $7-7$ |
| 7.4 .2 | Terminal Mode | $7-7$ |
| 7.4 .3 | Command Mode | $7-8$ |
| 7.4 .4 | Returning Control To EVMBUG Monitor | $7-9$ |
| 7.4 .5 | Link Use Without Cassette Or Paper Tape |  |
| 7.5 | Support | $7-9$ |
|  | Sample Software Development Session | $7-10$ |

### 8.0 PROGRAMMING

| 8.1 | General | 8-1 |
| :---: | :---: | :---: |
| 8.2 | Programming Considerations | 8-3 |
| 8.2 .1 | Program Organization | 8-3 |
| 8.2.2 | Executing TMS 9995 Programs On The |  |
|  | TMS 9995 EVM | 8-4 |
| 8.2 .3 | Required Use Of RAM In Programs | 8-4 |
| 8.3 | Programming Environment | 8-4 |
| 8.3 .1 | Hardware Registers | 8-5 |
| 8.3.1.1 | Workspace Pointer Register (WP) | 8-5 |
| 8.3.1.2 | Program Counter Register (PC) | 8-6 |
| 831.3 | Status Register (ST) | 8-6 |
| 8.3.2 | Address Space | 8-7 |
| 8.3 .3 | Vectors (Interrupt and XOP) | 8-7 |
| 8.3 .4 | Workspace Registers | 8-8 |
| 8.4 | Linking Instructions | 8-9 |
| 8.4 .1 | BL (Branch and Link) Instruction | 8-11 |
| 8.4 .2 | BLWP (Branch \& Load Workspace Pointer) Instruction | 8-13 |
| 8.4 .3 | RTWP (Return With Workspace Pointer Instruction | 8-14 |


| 8.4.4 | XOP (Extended Operation) Instruction | 8-15 |
| :---: | :---: | :---: |
| 8.4 .5 | Linked-Lists | 8-15 |
| 8.5 | Communications Register Unit (CRU) | 8-17 |
| 8.5 .1 | CRU Addressing | 8-17 |
| 8.5.1.1 | CRU Bit Address and Register 12 | 8-17 |
| 8.5 .2 | CRU Instructions | 8-19 |
| 8.5.2.1 | CRU Multibit Instructions | 8-19 |
| 8.5.2.2 | CRU Single-Bit Instructions | 8-21 |
| 8.6 | Dynamically Relocatable Code | 8-22 |
| 8.7 | Programming Hints | 8-26 |
| 8.8 | Interfacing with EVMBUG | 8-27 |
| 8.8 .1 | Program Entry and Exit | 8-27 |
| 8.8 .2 | I/O Using Monitor XOPs | 8-27 |
| 8.8.2.1 | Character I/O | 8-27 |
| 8.8.2.2 | Hexadecimal I/O | 8-28 |
| 8.9 | Interrupts and XOPs | 8-30 |
| 8.9 .1 | Interrupt and XOP Linking Areas | 8-30 |
| 8.9.1.1 | Interrupt Linking Areas | 8-30 |
| 8.9.1.2 | XOP Linking Area | 8-36 |
| 8.10 | TMS 9995 Interval Timer Interrupt Program | 8-39 |
| 8.11 | Move Block Following Passing of Parameter | 8-43 |
| 8.12 | Block-Compare Subroutine | 8-44 |
| 8.13 | Using Main and Auxiliary TMS 9902s For I/O | 8-46 |

## APPENDICES

| A | Object Record Format | A-1 |
| :--- | :--- | :--- |
| B | ASCII Code |  |
| C | Binary, Decimal and Hexadecimal | Numbering Systems |
| D | TMS 9995 EVM Schematics | C-1 |
| E | TMS 9995 Microcomputer | D-1 |
| F | TMS 9995 Instruction Set | E-1 |
| G | Sample Programs | F-1 |

## IIST OF ILLUSTRATIONS

| Figure 1-1. | TMS 9995 Evaluation Module. | $1-1$ |
| :--- | :--- | :--- |
| Figure 1-2. | TMS 9995 Evaluation Module Configuration. | $1-3$ |
| Figure 2-1. | Power Supply Hookup. | $2-2$ |
| Figure 2-2. | Terminal Hookup. | $2-4$ |
| Figure 4-1. | TMS 9995 EVM System Block Diagram. | $4-2$ |
| Figure 4-2. | TMS 9995 Control Signals. | $4-4$ |
| Figure 4-3. | TMS 9995 EVM RESET Logic. | $4-8$ |
| Figure 4-4. | TMS 9995 Device Select Logic. | $4-9$ |
| Figure 4-5. | TMS 9995 EVM System Memory Map. | $4-10$ |
| Figure 4-6. | General-Purpose Socket Jumper Logic. |  |


| Figure 4-7. | General-Purpose Sockets and Personality Plugs. | 4-12 |
| :---: | :---: | :---: |
| Figure 4-8. | Personality Plugs. | 4-14 |
| Figure 4-9. | Dedicated RAM Logic. | 4-16 |
| Figure 4-10. | Serial Communications Port Logic. | 4-17 |
| Figure 4-11. | Wait State Logic. | 4-21 |
| Figure 4-12. | External Instruction Logic. | 4-23 |
| Figure 4-13. | Single-Step Logic | 4-24 |
| Figure 5-1. | System Memory Map. | 5-2 |
| Figure 5-2. | CRU Bits Inspectd By IC Command. | 5-6 |
| Figure 5-3. | Load Tape Cassette | 5-10 |
| Figure 5-4. | Tape Write-Protect Tabs. | 5-11 |
| Figure 6-1. | Sample Assembler Listing. | 6-12 |
| Figure 7-1. | TMS 9995 Evaluation Modul. | 7-2 |
| Figure 7-2. | Typical System Configuration. | 7-3 |
| Figure 8-1. | Source Listing. | 8-3 |
| Figure 8-2. | Status Register. | 8-7 |
| Figure 8-3. | Example of Separate Programs Joined By Branches To Absolute Addresses. | 8-11 |
| Figure 8-4. | Branch and Link Subroutine. | 8-12 |
| Figure 8-5. | Linked-List Example. | 8-16 |
| Figure 8-6. | CRU Address In Register 12 vs Address Bus Lines. | 8-18 |
| Figure 8-7. | TMS 9995 CRU External Instruction Timing. | 8-21 |
| Figure 8-8. | STCR Instruction. | 8-23 |
| Figure 8-9. | Addition of Displacement \& R12 |  |
|  | Contents To CRU Bit Address. | 8-22 |
| Figure 8-10. | Example of Program Coding Added |  |
|  | To Make (Coding) Relocatable. | 8-24 |
| Figure 8-11. | Examples of Non-relocating Code And Self-Relocating Code. | 8-25 |
| Figure 8-12. | Interrupt Sequence. | 8-33 |
| Figure 8-13. | Six-Word Inter rupt Linking Area. | 8-35 |
| Figure 8-14. | Seven-Word XOP Interrupt Linking Area. | 8-37 |
| Figure 8-15. | Example of Code To Run TMS 9995 Interval Timer. | 8-41 |
| Figure 8-16. | Move Block of Bytes Sample Routine. | 8-44 |
| Figure 8-17. | Compare Blocks Of Bytes Sample Subroutine. | 8-45 |
| Figure 8-18. | Sample Program To Converse Through Main And Auxiliary TMS 9902s, | 8-48 |

## LIST OF TABLES

| Table $3-1$. | Supply Voltage Operational Limits. | $3-6$ |
| :--- | :--- | :--- |
| Table 4-1. | TMS 9995 EVM Signals. | $4-3$ |
| Table 4-2. | TMS 9995 EVM Control Bus Signals. | $4-6$ |
| Table 4-3. | TMS 9995 EVM Auxiliary Control Signals. | $4-7$ |
| Table 4-4. | Select Line Address Assignments. | $4-9$ |
| Table 4-5. | Jumper Connections. | $4-15$ |
| Table 4-6. | CRU Address Map. | $4-18$ |
| Table 4-7. | External Instructions. | $4-22$ |
| Table 5-1. | EVMBUG Commands. | $5-3$ |
| Table 5-2. | Command Syntax Conventions. | $5-4$ |


| Table $5-3$. | User-accessible Utilities. | $5-21$ |
| :--- | :--- | :--- |
| Table 5-4. | EVMBUG Error Messages. | $5-26$ |
| Table 7-1. | Host System Cable Requirements. | $7-4$ |
| Table 7-2. | Summary Of Communications Link Commands. | $7-6$ |
| Table 7-3. | Summary Of Communications Link Error Messages. | $7-7$ |
| Table 7-4. | Baud Rate Selection Parameters. | $7-8$ |
| Table 8-1. | Assembler Directives Used In Examples. | $8-2$ |
| Table 8-2. | Register Reserved Applications. | $8-9$ |
| Table 8-3. | TMS 9995 EVM Board Predefined CRU Addresses. | $8-17$ |
| Table 8-4. | Alternate Programming Conventions. | $8-26$ |
| Table 8-5. | Preprogrammed Interrupt and User Xop Trap Vectors $8-31$ |  |
| Table 8-6. | Interrupt and User XOP Linking Areas. | $8-32$ |
| Table 8-7. | ASRFLAG Values. | $8-47$ |

## SECTION 1

## INTRODUCTION

### 1.1 GENERAL

The TMAM 6095 Evaluation Module (EVM) is a self-contained, single-board microcomputer system. It is intended for use as a vehicle to provide low cost evaluation capability for the TMS 9995 microcomputer hardware/software systems. Throughout this document, the evaluation module will be referred to as the TMS 9995 EVM.

The TMS 9995 EVM contains firmware that enables programs to be assembled, edited, and executed. A powerful symbolic assembler also provides reverse assembly capability. The module will support 24 K bytes of firmware without hardware expansion. Wait states are individualy selectable for each memory device.


FIGURE 1-1. TMS 9995 EVALUATION MODULE.

The system's features include:

- A debug monitor
- A symbolic assembler
- A reverse assembler
- Two EIA RS-232C data communication link ports providing interfa to a local terminal and to a host system for upload/download capability.
- Three user-configurable 28 -pin memory sockets that will suport most "by 8" memory devices, i.e., 8K - 64K ROMS/EPROMS, "by 8" RAMs, and bi-polar PROMs.
- The TMS 9995 microcomputer with 256 bytes of on-chip RAM.
- lK Bytes of external RAM populated on the board.
- 12 kilobytes of EPROM containing the supplied firmware. In addition, up to 64 K of EPROM may be obtained by populating the three general-purpose sockets with "by 8" TMS memory devices.
- A large prototyping area providing ample room for breadboarding with TMS 9995 systems.
- 12 MHz crystal-controlled clock.
- Manual reset switch.
- Most signals are available at the edge of the prototyping area. Provision for off-board expansion is possible using dual ribbon cable connectors.
in addition to the basic TMS 9995 Evaluation Module, the following pptions are available:
- Power Supply unit, part number TM990/519


FIGURE 1-2. TMS 9995 EVALUATION MODULE CONFIGURATION.

1. Jumper plug: allows the selection of the type of terminal to be used withthe EVM. A 3-prong plug. If prongs 1 and 2 are connected, a teletype terminal may be used; if prongs 2 and 3 a connected, an RS232C/EIA-type terminal may be used.
2. Jumper Plug: enables/disables automatic first wait state. If prongs 1 and 2 are connected, enables; if 2 and 3 are connected Wait states are disabled.
3. General-purpose memory sockets: 28 pin.
4. Corresponding Personality Plugs: connects appropriate signals to the corresponding general-purpose memory socket.
5. Jumper Plugs (6): J1, J2, and J3 plugs determine how the memory signal to the general-purpose memory sockets is generated., and J4, J5, and J6 plugs either enable or disable a Wait state for the corresponding general-purpose memory socket.
6. The Universal Asynchronous Communications Controller (UARTS): provides interface between the processor CRU and the EIA ports.
7. Memory Decode PROMs; determine the memory map.
8. On-board Random Access Memory (RAM): lk bytes.
9. Buffers for on-board RAM.
10. Two prototype ports, which allow the user to connect other peripheral equipment (i.e., audio cassette, VDT, additional terminals, etc.) by means of a wrap-post header ribbon cable.
1.3 GENERAL SPECIFICATIONS

Board Dimensions: 8.5" x 11"

Memory Size:

RAM: 1024 bytes (lk) on board; 256 bytes in the TMS 9995.

EPROM: 6K, expandable to 24 K by populating the general-purpose memory sockets with TMS 2564 EPROMS.

Clock Rate: 3 MHz

Baud Rates: Variable, dependent upon type of terminal being used.

### 1.4 REFERENCE DOCUMENTS

The following is a list of documents that will provide supplementary information for the TMS 9995 EVM user:

- TMS 9900 Family System Development Manual, part number LCC4 400
- TMS 9995 Microcomputer Data Manual, part number MP021


### 1.5 NUMERICAL REPRESENTATIONS

For the purposes of delineating between decimal, hexadecimal and binary number in this manual, hexadecimal numbers are preceeded by a greater-than sign: (>). Decimal number are unsigned. Binary number are so noted.

EXAMPLE:
$>0000$
1234
1101 (Binary) BINARY

### 1.6 GLOSSARY

The following are definitions of terms used with the TMS 9995 EVM.

Absolute Address: the actual memory address in quantity of bytes. Memory addressing is usually represented in hexadecimal from $>0000$ to $>$ FFFF.

Alphabetic Character: A to $Z$. On dual-printed keys, the character printed on the lower half of the key.

Alphanumeric Character: letters, numbers, and associated symbols.

ASCII Code: a seven-bit code used to represent alphanumeric characters and control characters.

Assembler: the program that translates assembly language source statement into machine usable object code.

Assembly Language: mnemonics which can be interpreted by an asembler and translated into an object program.

Bit: (Binary DI set) the smallest part of a word; it has a value of either 1 or 0 .

Breakpoint: a memory address where a program is intentionally halted. This is a program debugging tool.

Byte: eight bits.

Carry: a carry occurs when the most-significant bit overflows in an arithmetic operation; i.e., when the resultant cannot be contained in only 16 bits. Same as an overflow.

Central Processing Unit (CPU): the "heart" of the computer. Responsibilities include instruction access and interpretation, arithmeitc functions, and I/O memory access. The CPU is contained in the TMS9995 microcomputer.

Command Scanner: a set of instructions in the debug monitor which takes the user's input from the terminal and searches a table for the proper program to execute the command.

Context Switch: a change in the program execution environment. Includes the new program counter (PC) value and the new workspace pointer (WP). Usually caused by an interrupt subroutine call.

CPU: see Central Processing Unit.

Effective Address: a memory address resulting from the interpretation of an instruction; required for the execution of that instruction.

EIA: The acronym as used in this manual signifies a RS232-B or C, serial interface and implies use of the standard 25 connector as specified by the Electronic Industries Association.

EPROM: see Read Only Memory.

Hexadecimal: a numerical notation in the base 16. In this manual, denoted by ">" preceeding a number.

Indexed Addressing: the effective address is the sum of the contents of an index register and a displacement.

Indirect Addressing: a method of cross referencing in which one memory location (the indirect address) contains the address for the desired operand. The actual address is the contents of the indirect address register.

Interrupt: an externally generated context switch in which the new work- space pointer (WP) and program counter (PC) values are obtained from one of four interrupt vectors in memory addresses $>0000$ to $>0012$, or the non-maskable interrupt (NMI) vector at address >FFFC. The old PC, WP and status register (ST) values are saved so that a return to the context prior to the interrupt can be made.

I/O: input/output. I/O lines are the signals which connect an external device to the data lines of the TMS9995.

Least Significant Bit (LSB) : the bit having the smallest value in a byte or word (smallest power of base 2); represented by the right-most bit.

Loader: a program that places one or more absolute or relocatable object programs into memory.

Machine Language: binary code that can be interpreted by the CPU.

Monitor: a program that assists in the real-time aspects of program execution, such as operator command interpretation and supervisor call execution. Sometimes called the Supervisor.

Most Significant Bit (MSB): The bit having the largest value in a byte. Represented by the left-most bit.

Numeric Character: numbers l-10. On dual-printed keys, the character printed on the lower half of the key.

One's Complement: binary representation of a number in which the negative of the number is the complement or inverse of the positive number (all ones become zeroes and vice-versa). The most significant bit (MSB) is one for a negative number and zero for positive number. Two representations exist for zero: all ones or all zeroes.

Op Code: binary operation code interpreted by the CPU to execute an instruction.

Overflow: an overflow occurs when the result of an arithmetic operation cannot be represented in two's complement, i.e., in 15 bits plus the sign bit. Same as a carry.

Parity: the means for checking validity of a series of bits, usually a byte. Odd parity means an odd number of bits; even parity means an even number of logic one bits. A parity bit is set to make all bytes conform to the selected parity. If the parity is not as anticipated, an error flag can be set by software. The parity jump instruction can be used to determine parity.

Program Counter (PC): a hardware register that points to the next instruction to be executed.

PROM: Programmable Read Only Memory. See Read Only Memory.

Random Access Memory (RAM) : memory that can be written to as well as read from (vs read only memory). Usually loses its contents when power is turned off.

Read Only Memory (ROM): memory that can only be read from (can't change the contents). Some can be programmed (PROM) using a PROM programmer. Some PROMS can be erased (EPROMS) by exposure to ultraviolet light.

Source Program: programs written in mnemonics that can be translated into machine language by an assembler.

Status Register (ST): a hardware register that reflects the outcome of a previous instruction and the current interrupt mask.

Supervisor: see Monitor.

Utilities: routines used by different parts of the program to perform the same functions.

Wire-OR: externally connecting separate circuits/functions so that the combination of their outputs results in an "OR' function.

Word: sixteen bits or two bytes.

Workspace Pointer (WP): a hardware register that contains the memory address of the beginning of the workspace area; points to Register 0 .

Workspace Register Area: sixteen words, designated registers 0 to 15 , located in RAM for use by the executing program.

XOP: Extended Operation. A software generated context switch. Can be considered as a system jump table.

INSTALLATION

### 2.1 GENERAL

This section provides instructions for the installation of the basic TMS 9995 Evaluation Module.

The following paragraphs will enable the user to determine the power, space, and environmental requirements for the TMS 9995 EVM.

### 2.2 REQUIRED EQUIPMENT

- TMS 9995 EVM Board, part number 1603162
- Power Supply Cable, part number 991747
- TM 990/519 Power Supply, part number 991748
- Terminal: EIA RS-232 or 20 ma current loop compatible TTY


### 2.3 POWER SUPPLY

The TM 990/5l9 power supply is plugged into a standard AC wall outlet. Fig. 2-1 shows how to connect the TM $990 / 519$ power supply to the TMS 9995 EVM by means of the power-connect cable supplied with the board. The connections on each end of the cable are positively keyed and prohibit misconnection to the power supply. Furthermore, this cable is wired "one-for-one", and either end may be connected to the power supply or the board.

### 2.4 SPACE AND ENVIRONMENTAL REQUIREMENTS

The TMS 9995 EVM setup requires adequate space on a flat, non-conductive horizontal surface. The space must allow room on the side for cable connections and placement of the power supply, space to the rear for placement of the terminal cable, and clearance to the front for user access to both the module and the terminal. If desired, space should also be provided for placement of an oscilloscope. The workspace provided must be free of any material that could block the ventilation louvers on the underside of the terminal.

Environmental requirements are the same as for any microprocessor system: a reasonably open, air conditioned area. Air temperature should not exceed 80 degrees Farenheit; humidity, 80 percent.


FIGURE 2-1. POWER SUPPLY HOOKUP.

### 2.5 UNPACKING

Lift the TMS 9995 EVM from its carton and remove the protective wrapping. Check for shipping damage. If any damage is found, notify your TI distributor.

Verify that the following components are included:

- TMS 9995 EVM

```
- Power-connect Cable
```

2.6 HOOKUP

1. Attach Power-connect cable to EVM module and power supply, as shown in Fig. 2-1.

NOTE: If using a power supply other then the TM990/519, the user should remove one connector from the cable and attach the proper connector or plugs for the power supply to be used. The power cable conductors are color coded as follows:

```
+5V - Red
+l2V - White
-12V - Green
Ground - Black
```

2. Connect terminal cable to EVM module, as shown in Fig. 2-2, below.
3. Plug power supply line into any properly grounded AC wall outlet.

CAUTION

Be very careful to apply correct voltage levels to the TMS 9995 EVM. Texas Instruments assumes no responsibility for damage caused by improper wiring or voltage applications by the user.


FIGURE 2-2. TERMINAL HOOKUP.

## OPERATION

### 3.1 GENERAL

This section contains a system check-out procedure to verify that the system is operational; and presents error and system malfunction correction procedures, and basic operating procedures.

### 3.2 VERIFICATION

Verify the following conditions before applying power:

- Power is connected to correct pins on Pl connector.
- Terminal cable is between P2 connector (NOT P3) and terminal.
- Jumpers are in correct positions:
- Jl joins location 2 and location 3
- J2 joins location 1 and location 2.
- J3 joins location 1 and location 2.
- J4 joins location 2 and location 3.
- J5 joins location 2 and location 3 .
- J6 joins location 2 and location 3.
- J7 joins location 1 and location 2.
- J8 joins location 2 and location 3.
- The baud rate and communications mode are correctly set at the terminal; terminal is ON LINE.


### 3.3 POWER UP/RESET

1. Apply power to the EVM and the data terminal.
2. Activate the RESET switch. This activates the EVMBUG monitor.
3. Press the "A" key on the terminal. EVMBUG measures the time of the start bit and determines the baud rate. To account for different terminals used, a carriage return time of 200 ms is provided for all baud rates at or slower than 1200 baud.
4. EVMBUG prints the EVMBUG banner message:

EVMBUG Rl.n (n represents version number)
MON ?
This is a request to input a command to the EVMBUG scanner. Commands are explained in detail in Section 5 . The instruction set for the TMS 9995 EVM assembler is defined in Section 6 .

NOTE: If control is lost during operation, return control to the EVMBUG monitor by repeating steps 2 and 3.

### 3.4 SAMPLE PROGRAMS

The following sample programs can be used immediately to test the EVM.

### 3.4.1 Sample Program 1

This sample program uses the EVMBUG commands Inspect Memory (IM), Inspect Registers (IR), and execute (EX).

1. Enter the IM command with a hex memory address of >EDOO.
2. Enter the following values into memory. After typing each value, press the space bar. Pressing the space bar opens and displays the next memory location.

| Location | Enter Value | Assembly Language | Comments |
| :---: | :---: | :---: | :---: |
| ED0 0 | 2 FAO | XOP @ EDO8,14 | PRINT MESSAG] |
| ED02 | ED08 |  |  |
| ED0 4 | 0460 | B @ 0080 | GO TO EVMBUG |
| ED0 6 | 0142 |  |  |
| ED0 8 | 4849 | TEXT "HI" | MESSAGE |
| ED0A | 0 DOA | DATA 0D0A | CR/LF |
| EDOC | 0700 | DATA 0700 | BELL/END |

Enter a carriage return to escape the IM command. As a result, the monitor will display a question mark.
3. Use the IR command to set the program counter (PC) to the value EDOO. The user must first space through the workspace pointer (WP) before the PC is displayed.
4. Use the EX command to execute the program.
5. The message "HI" will print on the printer, followed by a carriage return, line feed, and a bell. Your terminal printout should resemble the following:

```
ERROR 4
MON? IM EDOO
EWOO=F17D 2FAO
ED02=1D57 Ev08
ED04=1DF5 0460
EDOG=FU4D 0080
EDOG=D9DD 484%
EDOA=NCBF ODOA
ELOC=D1EB 0700
MON? IR
WECOO
P=0244 EDOO
MON? EX
HI
MON:
```

6. Control will then be returned to the monitor. You can reexecute your program by repeating steps 3 and 4.

### 3.4.2 Sample Program 2

Using steps 1 to 5 above, enter and execute the following program which has been assembled by the optional $T M$ 990/402 line-by-line assembler.

EUMBUG F1. O
MON? XA EDOO
EDOO 2FAO XDF EンEDOB,14
EDO2 EDO8
EDO4 0460 B e>0080
EDO6 0080
EDO8 434F TEXT: CONGRATULATIUNS. YOUR PROGRAM WORKS!
EDOA 4E47
EDOC 5241
EDOE 54.55
ED10 4C41
EU12 5449
ED14 4F4E
ED16 532E
ED1S 20.59
ED1A 4F55
EDIE 5220
EDIE 5052
ED20 4F47
ED22 5241
EU24 4D20
ED26 574F
ED28 524日
EUZA 5321
ED2C 000 D
ED2E 0707 DATA $>0707$
EU30 0700 DATA. 20700
EDIS2
ENI 0000

You can re-execute your program by repeating steps 3 and 4 above.
3.5 TROUBLESHOOTING TECHNIQUES

The following paragraphs outline suggested procedures for troubleshooting a malfunctioning TMS 9995 EVM module.

In order to perform the necessary procedures, the user must have access to the following test equipment:

- Oscilloscope, preferably dual-trace, triggered sweep
- 10x oscilloscope probes
- VOM meter

Additional equipment which the user may find helpful includes:

- Logic Probe
- Logic Analyzer

It is suggested that the user review the theory of operation of the EVM, Section 4, before proceeding with the troubleshooting procedures.

### 3.5.2 Procedures

Visual checkand static check procedures are described in the paragraphs that follow.

### 3.5.2.1 Visual Checks

Probably the greatest source of board problems is shorts between signals caused by foreign objects and/or solder bridges between adjacent solder joints. Inspect both sides of the board carefully and remove any shorts observed. Also, brush both sides of the board with a soft dry brush (such as a drafting brush) to sweep away any loose objects which were missed in the visual inspection.

Check the jumper connections; make sure all ICs are seated properly.

### 3.5.2.2 Static Checks

With power applied to the board, measure the three primary supply voltages and compare the measured values to the operational limits as listed in Table 3-1. A convenient place to access those voltages is at the left edge of the prototype area.

## TABLE 3-1. SUPPLY VOLTAGE OPERATIONAL LIMITS.

|  | LIMITS |  | CHECK | MAX |
| :--- | :---: | :---: | :---: | :---: |
| SUPPLY | MIN |  | CURRENTS |  |
| +5 V | 4.5 | 5.5 | +5 line | 2 A |
| +12 V | 11.64 | 12.36 | +12 line | .25 A |
| -12 V | -11.64 | -12.36 | -12 line | .18 A |

## SECTION

## THEORY OF OPERATION

### 4.1 GENERAL

This section presents the theory of operation of the TMS 9995 Evaluation Module. Information from the following manuals may be used to supplement material in this section:

- TMS 9995 Microcomputer Data Manual (MP021)
- TMS 9900 Family System Design Handbook (LCC4400)
- TMS 9902 Asynchronous Communications Controller Data Manual (MP004)
- TTL Data Book, Second Edition (LCC4112)
- TTL Data Book, Second Edition Supplement (LCC4162)
- Bipolar Microcomputer Components Data Book (LCC4270)
- The MOS Memory Data Book (LCC4782)

Figure 4-1 shows the major function blocks of the TMS 9995 EVM. Included are the processing, memory and $I / O$ portions of the system, along with the primary signal buses.

Major features of the TMS 9995 EVM are EPROM and RAM memories, two TMS 9902 EIA serial communication ports, and a prototyping area. These features are discussed in the following paragraph.

The TMS 9995 microcomputer is the central processing unit (CPU) of the EVM. The capabilities of the CPU include:

- Memory, CRU and general bus control
- Instruction acquisition, interpretation, and execution
- Timing of most control signals and data
- General system initialization

A detailed description of the TMS 9995, its signals, buses, and their operation is given in Appendix $E$ and also in the TMS 9995 Microcomputer Data Manual. Also covered in the appendix and manual are details of the TMS 9995 on-chip RAM, Decrementer (timer/event counter), flag register, and interrupt controller.


FIGURE 4-1. TMS 9995 EVM SYSTEM BLOCK DIAGRAM.

The signals used by TMS 9995 EVM logic are listed in Table 4-1. All system lines can also be traced by referring to the schematics in Appendix D .

## TABLE 4-1. TMS 9995 EVM SIGNALS.

A0-A2 Address Decode ROM

A3-A5
A6-A9
A10-A14
Al5/CRUOUT
(Data Bus)
D0-D2
D3-D7
(CRU Bus)
CRUIN
Al5/CRUOUT
CRUCLK
(Control Bus)
MEMEN-
DBIN-
WE-
READY
(Auxiliary Controls)
INT1-
INT4-/EC-
HOLD-
IAQ
HOLDA-

Address Decode ROM
Address Decode ROM, all EPROM personality plugs RAM, EPROMS
9902s, RAM, EPROMS
Al5 only (in address mode): RAM, EPROMs

All memory devices, external instruction decode $\operatorname{logic} \quad(D 0=M S B)$
All memory devices ( $D 7=$ LSB)

CRU input line, TMS 9902s
CRUOUT only (in CRU mode): CRU output line, TMS 9902s
CRU clock, TMS 9902s

Address decode logic
RAM output buffer, personality plugs
Personality plugs, RAM input buffer, RAM
Wait state logic, processor, Reset logic (if jumpered)

Processor, prototyping area
Processor, prototyping area
Processor, prototyping area
Processor, prototyping area
Processor, prototyping area

Most of the signals are inputs to or outputs from the TMS 9995 microcomputer. (See Figure 4-2) Timing and other information concerning the signals are given in Appendix E and also in the TMS 9995 Microcomputer Data Manual.


FIGURE 4-2. TMS 9995 CONTROL SIGNALS.

### 4.2.1 System Buses

The four major buses are subdivided by function in Table 4-1. The bus lines can also be traced by referring to the schematics in Appendix $D$.

### 4.2.1.1 Address Bus

The l6-line address bus consists of lines A0 through Al5/CRUOUT. A0 through Al4 are normally used for addressing memory. On-board, the address lines are routed to the address decoding PROM which selects onboard memory if the address presented lies within the limits of the memory map programmed into the PROM.

The data bus consists of eight bidirectional lines which are routed to and from the TMS 9995, the general-purpose memory sockets, the RAM sockets, and the prototype area. D0 is the most significant bit, and D7 is the least significant bit.

### 4.2.1.3 CRU Bus

The three lines in the CRU bus are CRUIN, CRUCLK, and A15/CRUOUT. Also used by CRU devices are address lines AO to Al4, logic zero on data bus lines D0, D1 and D2, and MEMEN-.

The TMS 9995 performs a CRU operation by putting the CRU address on A0 through Al4, logic zero on each of DO-D2, logic one on MEMEN-, and either strobing in the addressed bit on CRUIN or by supplying the data bit on Al5/CRUOUT and a pulse on WE-/CRUCLK-. (Note that CRUCLK is obtained by gating WE-/CRUCLK- with MEMEN-.)

### 4.2.1. Control Bus

A brief explanation of the functions of each control bus signal is given in Table 4-2.

| SIGNAL | ACTIVE <br> STATE | GROUP | PURPOSE |
| :---: | :---: | :---: | :---: |
| MEMEN- | Low \& High | Memory/CRU | Indicates address on address bus is for memory (MEMEN-=0) or CRU (MEMEN-=1). Also used to demultiplex WE-/CRUCLKand IAQ/HOLDA. |
| DBIN- | Low | Memory | Shows state of TMS 9995 data bus: low is input to 9995; high is output. |
| WE- | Low | Memory | Strobe to memory devices for writing data to memory. WEis obtained by gating WE-/ CRUCLK- with MEMEN-. |
| READY | High | Memory/CRU | Tells 9995 to finish memory, CRU, or external instruction cycle. Wait states are generated by pulling the line low. |

NOTE: SEE APPENDIX E FOR DETAILS OF THE ABOVE OPERATIONS.

### 4.2.2 Auxiliary Control Signals

A brief explanation of the function of each auxiliary control signal is given in Table 4-3.

TABLE 4-3. TMS 9995 EVM AUXILIARY CONTROL SIGNALS.

| SIGNAL | ACTIVE <br> STATE | GROUP | PURPOSE |
| :---: | :---: | :---: | :---: |
| INT1- | Low | Interrupt | User defined: requests interrupt of 9995. |
| INT4-/EC- | Low | Interrupt | User defined: requests interrupt of 9995. |
| HOLD- | Low | Processor <br> Activity | Requests 9995 to give up control of address and data buses, WE-/ CRUCLK- and DBIN-. |
| IAQ | High | Processor Activity | Signifies this memory cycle to be an instruction fetch (MEMEM $=0$ ). |
| HOLDA | High | Processor <br> Activity | Acknowledges that 9995 has given up control of address and data buses, WE-/CRUCLK-, and DBIN(MEMEN = 1). |

### 4.3 CLOCK OSCILLATOR

The TMS 9995 ETM utilizes the on-chip clock oscillator of the TMS 9995 to generate the system clock signal CLKOUT. A 3 MHz CLKOUT clock is generated using the 12 MHz fundamental frequency crystal connected to the TMS 9995. This CLKOUT frequency is the machine state frequency of the TMS 9995.

### 4.4 RESET LOGIC

RESET initializes the EVM system and causes the following to occur:

- Clears I/O devices
- Clears single-step logic
- Inhibits memory-write and CRU operations until RESET
is released
- Sets TMS 9995 Status Register interrupt mask to 0000 (Binary)
- Gets RESET interrupt vector for the TMS 9995, which activates th EVMBUG monitor.
- Decides if Auto First Wait State generation will be used or not (See paragraph 4.9)

RESET is caused by:

- Power-up
- Activating the RESET switch on the EVM

The RESET logic is shown in Figure 4-3.


FIGURE 4-3. TMS 9995 EVM RESET LOGIC.

Decoding of addresses to generate select signals for the on-board memory and CRU devices is accomplished with two 74 S188 $32 \times 8$-bit PROMS, as shown in Figure 4-4. Table 4-4 lists the TMS 9995 addresses assigned to each select line.


TABLE 4-4. SELECT LINE ADDRESS ASSIGNMENTS.

TMS 9995
ADDRESS
ASSIGNMENT

PROM
BIT
PATTERN
SELECT LINE

SEL5/SEL2
SEL6/SEL2
SEL2
SEL3
SEL4
SEL7
SEL8
SELI
$0000-03 F F$
$0400-07 \mathrm{FF}$
$0800-0 \mathrm{FFF}$
$1000-17 \mathrm{FF}$
$1800-37 \mathrm{FF}$
$3800-7 \mathrm{FFF}$
$8000-\mathrm{EBFF}$
$\mathrm{EC} 00-\mathrm{EFFF}$
$\mathrm{F} 000-\mathrm{FFFF}$

The TMS 9995 EVM has three general-purpose memory sockets that can be used for most "by 8 " memory devices, i.e., 8 K to 64 K ROMs/EPROMS, "by 8" RAMs and bipolar PROMs. It also has two sockets for lKx4 RAMs. Memory devices supplied by TI are configured according to the memory map shown in Figure 4-5.

$\square$ EpRom
$\Delta]^{\text {board mam }}$
ZDon-chip ram

FIGURE 4-5. TMS 9995 EVM SYSTEM MEMORY MAP.

### 4.6.1 General-Purpose Memory Sockets.

The general-purpose memory sockets (U8, U9, Ul0) are able to utilize the many "by 8 " memory devices through the personality plugs (U3, U4, U5) and jumpers Jl - J6. The logic associated with the general-purpose sockets is shown in Figures 4-6 and 4-7.


FIGURE 4-6. GENERAL-PURPOSE SOCKET JUMPER LOGIC.


FIGURE 4-7. GENERAL-PURPOSE SOCKETS AND PERSONALITY PLUGS.

Each general-purpose memory socket has one personality plug and two jumper plugs associated with it (e.g.r general-purpose socket U8: personality plug U3, and jumpers Jl and J4). The personality plugs route the appropriate signals to the memory device used.

Jumpers Jl, J2 and J3 determine if the MEMSEL signal is to be generated directly from a SEL signal gated with MEMENBUF-, or if the MEMSEL signal is to be first gated with SELEN-. (Since MEMSEL is used to generate the chip select for the memory device, certain RAMs may require the additional timing information provided by SELEN- to avoid data bus conflicts.)

Jumpers J4, J5 and J6 provide for either one Wait state or no wait states. See paragraph 4.9.

### 4.6.2 Personality Plugs

The wiring of the personality plugs for most of the more popular "by $8^{n}$ memory devices is shown in Figure 4-8. Table 4-5 indicates the jumper connections for these devices.



DEVICE TYPE: INTEL 2732A


DEVICE TYPE: TBP 285166


FIGURE 4-8. PERSONALITY PLUGS.

| DEVICE |  | JUMPER | JUMPER |  |
| :--- | :--- | :---: | :---: | :---: |
| PART | MEMORY | J1,2,3 | J4,5,6 | PERSONALITY |
| NUMBER | TYPE | CONNECTION | CONNECTION | PLUG |

TMS 2508
TMS 2516
TBP 28S2708
TMS 2532-35
TMS 2564
INTEL 2716-1\&2
INTEL 2732A
INTEL 2764
TMS 4016
MOSTEK 4801
TBP 28S166
EPROM
EPROM
PROM
EPROM
EPROM
EPROM
EPROM
EPROM
RAM
RAM
PROM

PROM

| $1-2$ | $2-3$ |
| :--- | :--- |
| $1-2$ | $2-3$ |
| $1-2$ | $1-2$ |
| $2-3$ | $2-3$ |
| $1-2$ | $2-3$ |
| $1-2$ | $2-3$ |
| $1-2$ | $2-3$ |
| $1-2$ | $2-3$ |
| $2-3$ | $2-3$ |
| $2-3$ | $1-2$ |
| $1-2$ | $1-2$ |

TYPE I
TYPE I
TYPE I
TYPE II
TYPE III
TYPE IV
TYPE V TYPE VI
TYPE VII TYPE VIII TYPE IX
4.6.3 Dedicated Read/Write Memory (RAM) Sockets

The dedicated RAM sockets provide lk bytes of fast, no wait state RAM. The RAM consists of two lKx4 devices in U6 (MS Nybble) and U7 (LS Nybble). The dedicated RAM logic is shown in Figure 4-9. RAMSELsignal generation is shown in Figure 4-6.


FIGURE 4-9. DEDICATED RAM LOGIC.

I/O to the RAM is buffered at Ul and U2 (either by two 74LS540s or by tw 74LS54ls) in such a manner that when RAMSEL and WE- are present at the buffer, data from the data bus is passed to the RAM through Ul (input). When RAMSEL and DBIN- are present, data is passed to the data bus through U2 (output).

Note that DBIN- will be asserted while MEMEN- is low during a read cycle. In the same manner, WE- will also be asserted while MEMEN- is low. A chip select will not occur during a write cycle until after wEdrops. This is to prevent fast RAMs (which sample WE- as soon as they are selected) from sampling wE- before it goes low during a write cycle.

### 4.7 SERIAL COMMUNICATION PORTS

Two serial communication ports are provided on the TMS 9995 EVM. Both of these ports will support EIA RS232 communication, and one of them (Port 1) can also optionally support TTY communication.

The logic for the two ports is shown in Figure 4-10. Selection of one of the two TMS 9902 Asynchronous Communications Controller CRU devices is by SEL5- or SEL6- (See Figure 4-4.). The CRU address map of the TMS 9995 EVM is shown in Table 4-6.


FIGURE 4-10. SERIAL COMMUNICATIONS PORTS.

| $\begin{array}{r} \text { CRU } \\ \text { ADDRESS } \\ \hline \end{array}$ | (HEX) | FUNCTION | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| 0000 |  | SERIAL I/O | RBR0 | DATA00 |
| 0002 |  | PORT A | RBR1 | DATA01 |
| 0004 |  | (TMS 9902) | RBR2 | DATA02 |
| 0006 |  |  | RBR3 | DATA0 3 |
| 0008 |  |  | RBR4 | DATA0 4 |
| 000A |  |  | RBR5 | DATA05 |
| 000C |  |  | RBR6 | DATA06 |
| 000E |  |  | RBR7 | DATA07 |
| 0010 |  |  | 0 | DATA08 |
| 0012 |  |  | RCVERR | DATA09 |
| 0014 |  |  | RPER | DATAl0 |
| 0016 |  |  | ROVER | LXDR |
| 0018 |  |  | RFER | LRDR |
| 001A |  |  | RFDB | LDIR |
| 001C |  |  | RSBD | LDDATA |
| 001E |  |  | RIN | TSTMD |
| 0020 |  |  | RBINT | RTSON |
| 0022 |  |  | XBINT | BRKON |
| 0026 |  |  | 0 | RIENB |
| 0028 |  |  | TIMINT | XBIENB |
| 002A |  |  | DSCINT | TIMENB |
| 002C |  |  | RBRL | DSCENB |
| 002E |  |  | XBRE | NOT USED |
| 0030 |  |  | XSRE |  |
| 0032 |  |  | TIMERR |  |
| 0034 |  |  | TIMELP |  |
| 0036 |  |  | RTS |  |
| 0038 |  |  | DTR |  |
| 003A |  |  | CTS |  |
| 003C |  |  | DSCH |  |
| 003E |  |  | FLAG | NOT USED |
| 003 F |  | PORT A | INT | RESET |
| 0400 |  | SERIAL I/O | RBR0 | DATA00 |
| 0402 |  | PORT B | RBR1 | DATA01 |
| 0404 |  | (TMS 9902) | RBR2 | DATA02 |
| 0406 |  |  | RBR3 | DATA0 3 |
| 0408 |  |  | RBR4 | DATA0 4 |
| 040A |  |  | RBR5 | DATA05 |
| 040 C |  |  | RBR6 | DATA06 |
| 040E |  |  | RBR7 | DATA07 |

TABLE 4-6. CRU ADDRESS MAP (Page 1 of 2).

TMS 9995 EVM CRU MAP (Continued)


TABLE 4-6. CRU ADDRESS MAP (Page 2 of 2).

Both serial communication ports are capable of supporting EIA communications. The two EIA links utilize one 75188 line driver and one 75189 line receiver. In addition to handing receive-data and transmit-data signals, each TMS 9902 inputs the Data-Terminal-Ready (DTR) signal from its respective connector. Also, each port provides a Data Carrier-Detect (DCD) signal for the connector terminal via the Request-To-Send (RTS) and Clear-To-Send (CTS) signal outputs of each TMS 9902.

### 4.7.2 TTY Interface

Port 1 has the additional circuitry to enable it to support TTY communication. A transistor and $560-0 h m$ resistor form the transmit loop for the $20-m A$ current loop, TTY interface. The transistor conducts current while the line driver connected to its base is at a mark state. As the line driver goes to the space state, the positive voltage output is clamped to ground through the signal diode on the transistor base, thereby turning off the transistor and current loop. See Figure 4-10.

The receive circuit consists of a line receiver which monitors the receive loop formed by the TTY transmit circuitry and the two supply resistors. The values of these resistors is such that during a mark state, the input to the line receiver is held very close to -12 volts. When the TTY transmit circuitry cuts the loop, the receiver input is pulled up to +12 volts.

NOTE: the TTY Jumper J8 must be plugged so that the line receiver can monitor the loop voltage. Plug one and two for TTY; plug two and three for EIA. DO NOT Connect an EIA terminal when Jumper 8 is plugged for TTY.

### 4.8 MEMORY AND CRU ADDRESS MAP CHANGES.

The memory and/or CRU address map can be changed by the user by substituting user-programmed PROMs for the TI-supplied 74Sl88s in the address select decoder sockets (Ul4 and Ul6). Unprogrammed 74S188 PROMs are available from your Texas Instruments distributor.

## CAUTION

When planning a memory or CRU map, or when using any device in the prototyping area (such as a 2148 or 2114), the devices on the 9995 EVM
must not overlap in address space either with each other or with devices in the prototyping area. On-board devices MUST be mapped into unique locations, and no other prototyping area devices may respond to addresses intended for an originally provided on-board device.

### 4.9 WAIT STATE LOGIC

The TMS 9995 microcomputer can generate wait states for off-chip memory cycles, off-chip CRU cycles, and external instruction cycles. The TMS 9995 also has an Automatic First wait State Generation feature. (See Appendix E or the TMS 9995 Microcomputer Data Manual for detailed information concerning Wait states)

The TMS 9995 EVM has logic to optionally generate a single wait state only for memory cycles. The Wait state can be inserted into all off-chip memory cycles by invoking the Automatic First Wait State Generation feature i.e., Jumper J7 connected between posts El and E2. Optionally, the wait state can be inserted into a memory cycle to any of the general-purpose memory sockets (See paragraph 4.6.1). The wait state logic of the EVM is shown in Figure 4-11.


FIGURE 4-11. WAIT STATE LOGIC.

The external instructions are those which, when executed by the TMS 9995, cause a code to be output on D0-D2 and WE-/CRUCLK- to become active. The external instructions and a description of their operation on the EVM are listed in Table 4-7. The external instruction logic is illustrated in Figure 4-12.

TABLE 4-7. EXTERNAL INSTRUCTIONS.

| INSTRUCTION | OPCODE | D0 | D1 | D2 | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDLE | 0340 | 0 | 1 | 0 | Suspend processor until an interrupt occurs. Lights the Idle LED. |
| RSET | 0360 | 0 | 1 | 1 | Zeroes TMS 9995 interrupt mask, generates pulse for user-defined logic. |
| CKON | 03A0 | 1 | 0 | 1 | Generates pulse for user-defined logic. |
| CKOF | 03 CO | 1 | 1 | 0 | Generates pulse for user-defined logic. |
| LREX | 03 E 0 | 1 | 1 | 1 | Causes NMI- (singlestep function). |



FIGURE 4-12. EXTERNAL INSTRUCTION LOGIC.

IDLE causes the TMS 9995 to suspend operation. It is, in essence, a HALT instruction. A RESET, NMI, or other interrupt terminates the idle state. When in an idle state, the Idle LED is lit.

The LREX instruction is used by the single-step capability of EVMBUG. See paragraph 4.11.

### 4.11 SINGLE-STEP LOGIC

The EVMBUG monitor utilizes the LREX external instruction in conjunction with the logic shown in Figure 4-13 to perform single-stepping. LREX causes a non-maskable interrupt (NMI) to be presented to the TMS 9995 after two Instruction Acquisition or IDLE pulses. This means that the NMI interrupt occurs after two instructions are executed following the LREX. EVMBUG uses this to
perform single step by executing an LREX, followed by an RTWP to exit the monitor and return to the user instructions. After one user instruction is executed, the NMI interrupt is active. NMI then traps back to the monitor.


FIGURE 4-13. SINGLE-STEP LOGIC.
4.12 PROTOTYPE AREA

Capabilities of the TMS 9995 EVM may be expanded by means of the prototype area, which provides room for breadboarding of TMS 9995 systems. Most of the signals previously discussed are provided at the edge of the prototyping area for this purpose.

Two plugs, P4 and P5, located at the right side of the prototype area on either side of the power bus plug, permit the expansion of prototype capabilities off the EVM board. Off-board devices are connected to the EVM by means of a wrap-post header ribbon cable.

## EVMBUG INTERACTIVE DEBUG MONITOR

### 5.1 GENERAL

This section provides a description of the commands and subroutines available in the TMS 9995 EVM Debug Monitor (EVMBUG), including syntax conventions user-accessible utilities, and EVMBUG error messages.

EVMBUG is a debug monitor which provides an interactive interface between the user and the TMS 9995 microcomputer. It is supplied by the factory contained in one 2532-35 and one 2516 EPROM.

Initialization of the EVM Debug Monitor is described in Section 3.

### 5.2 USER MEMORY

The memory provided in the TMS 9995 microcomputer consists of RAM (read/write memory) and ROM (read only memory). The RAM is for user programs, while the ROM contains the monitor and assembly programs. The monitor program provides keyboard commands, $1 / 0$ programs, and other user utilities.

Figure 5-1 shows the memory map for the TMS 9995. Interrupt and XOP instructions extend from $>0000$ to $>007 \mathrm{~F}$. EVMBUG monitor workspaces extend from $>0080$ to $>1800$. If the assembler is used, the symbol table begins at >EC64. Four bytes are used for each label; the number of labels that are used will determine the beginning address for user RAM. As an example, if 50 labels are used, 200 bytes will be needed for for the label table. The end of the label table will be >EC64 + >C8 ( $>E D 3 C$ ). Note that $200=>C 8$. Therefore, the start of the permissible user RAM in this case would be >ED3C.

NOTE: $>F 0 F C$ thru $>F 0 F F$ of the address space is available for expansion.

$\square$ EPROM

D board bam
$\square$ up ram

### 5.3 EVMBUG COMMANDS

The EVMBUG commands are described in subsequent paragraphs. Table 5-1 summarizes these commands. Table 5-2 presents the syntax conventions used in command definitions.

## TABLE 5-1. EVMBUG COMMANDS

SEE SECTION
INPUT:

NUMBER:

RESULTS:

| IM | 5.3.9 | Inspect/Change Memory |
| :---: | :---: | :---: |
| DM | 5.3.3 | Dump Memory |
| IW | 5.3 .13 | Inspect/Change User Workspace Registers |
| EX | 5.3.5 | Execute User Program |
| EX | 5.3.1 | Execute User Prog. To Breakpoint |
| SS | 5.3.11 | Execute Single Step |
| LM | 5.3.8 | Load Memory From Digital Cassette (ASR 733) |
| DM | 5.3.4 | Dump Memory to Digital Cassette (ASR 733) |
| IC | 5.3.1 | Inspect/Change CRU |
| IR | 5.3.10 | Inspect/Change Hardware Register (PC, WP, ST) |
| FD | 5.3 .6 | Find Data In Memory (Byte/Word) |
| HE | 5.3.7 | Hex Arithmetic |
| TN | 5.3.12 | Toggle Null Flag (For ASR 733) |
| XA | 5.3.14.2 | Execute Assembler With Existing Symbol Table |
| XA | 5.3.14.1 | Execute Assembler with New Symbol Table |
| XR | 5.3.14.3 | Execute Reverse Assembler |
| XC | 5.3.14.4 | Execute Communications Link |

TABLE 5-2. COMMAND SYNTAX CONVENTIONS.

WP Current User Workspace Pointer contents
PC Current User Program Counter contents
ST Current User Status Register contents
caps Other items in capitol letters are to be entered literally
< > Items to be supplied by the user. The term within the angle brackets is a generic term [ ] Optional item. May be included or omitted at the user's discretion.
One of several optional items shown inside the brackets must be chosen.
(CR) Carriage Return
(LF)
RO,Rl..Rl5 Registers zero to fifteen

NOTE
Except where otherwise indicated, all numeric output is assumed to be hexadecimal; the last four digits input will be the value used. Thus, a mistaken numerical input can be corrected merely by making the last four digits the correct value. If fewer than four digits are input, they are right-justified.

SYNTAX:

```
EXB[{^,}<address>]<(CR)>
```

This command is used to execute instructions up to the specified stopping address. When the stopping address is reached, WP, PC, and ST register contents are displayed and control is returned to the monitor command scanner. Program execution begins at the address in the PC (set by using the IR command). Execution terminates at the address specified in the EXB command, and a banner is output showing the contents of the hardware WP, PC, and ST registers, in that order.

The address specified must be in RAM and must be the address of an instruction. The breakpoint is controlled by a software interrupt, XOP 15.

An XOP instruction takes the place of the instruction at the address specified. When this replacement is executed, the original instruction assumes its original place. If the XOP is not executed, or another EXB is specified before the XOP is executed, then the XOP will not be replaced with the original instruction or will be replaced with the wrong instruction.

If no address is specified, the EXB command defaults to an EX command, where execution continues with no halting point specified.

EXAMPLE:

```
EVMBUG R1.0
MON? IR
```

W=EC16
$P=02 E 2$ ED1O
MON? EXB ED30
BP EC16 ED30 C600 MON?
5.3.2 Inspect/Change CRU (IC)

SYNTAX:

```
IC{^,}<CRU address>{^,}<count>< (CR)>
```

This command reads the number of bits specified by "count", beginning at the specified CRU address, and displays them, right-justified, in a

16-bit hexadecimal number. Up to 16 CRU bits may be displayed. "CRII address" is a l6-bit number stored in register twelve. (See Append F.)

The corresponding CRU output bits may be altered following input bit display by keying in desired hexadecimal data, right-justified.

A carriage return following data output forces a return to the command scanner. A minus sign (-) or a space reads and displays the data again.

Note well: the effective software CRU address is double the hardware CRU bit address. This is demonstrated in Fig. 5-2, in which >100 is specified in the command in order to display values beginning with CRU bit >80.
?IC 100,7 $0100=007 \mathrm{~F}$


FIGURE 5-2. CRU BITS INSPECTED BY IC COMMAND.

EXAMPLES:
(1) Examine eight Port 2 CRU input bits. CRU address is $>400$.

```
EVMEUG F1.O
MON? IC 400,8
0400=007F
MON?
```

(2) Check changes in the CRU Port 1 input buffer which result from typing commands on the terminal.

```
EvMBUG R1.0
MON? IC 0,4
0000=000D
0000=0000 -
0000=0000
0000=0000
MON?
```

(3) Check the contents of the TMS 9995 Flag Register (Flag 0-15)

```
                EVMBLIG Fi.0
MON? IC 1EEO
1EEO=7FEO
```

(4) Using the CRU, configure the TMS 9995 Decrementer as an Event Counter and start decrementing.

EUMEUG R1. O.
MON? IC IEEO
1EEO $=7 \mathrm{FEO} 3$
1EEO $=0003$
MON:
(5) Check the contents of the MID Flag register on the TMS 9995

```
EvMBUG R1.O
MON? IC IFDA
1FDA=FFFE
MON?
```

5.3.3 Dump Memory (DM)

SYNTAX:

```
        DM [<start address>[{^,}<stop address>]]
```

Memory is displayed, beginning and ending at the <start address> and <stop address> respectively, if specified. Each line of output begins with the address of the first memory word displayed on the line. Eight
memory words follow on each line.

If no addresses are given, EVMBUG displays the contents of location $>0000$ and then returns control to EVMBUG.

If a <start address> is supplied, but no <stop address>, all memory locations from the <start address> to the end of memory will be output on the terminal before control returns to EVMBUG.

Supplying both a start and a <stop address> will cause a memory dump from the <start address> through the <stop address>.

Memory dump can be terminated at any time by typing any character on the keyboard.

EXAMPLE:

EUMBUG R1.G
MON? IM EDZO, EISO
ED20 00588 10F9 2F20 EE38 04C1 2EC3 06C3 0283
ED30=0020
MON:
5.3.4 Dump Memory To Digital Cassette/Paper Tape (DMC)

SYNTAX:
$\operatorname{DMC}\{\wedge\}<$, start address>\{^,\}<stop address>\{^, \}<entry address>\{^,\}
This command causes computer memory to be copied to digital cassette or paper tape. The memory image is stored in non-relocatable 990 object format. Object record format is explained in Appendix A. The block of memory stored begins at <start address> and ends at <stop address>. The <entry address> parameter is for use by the "LMC" command to initialize the program counter when the memory block is restored from cassette or paper tape to computer memory. Once these parameters are entered, the monitor will display the letters "IDT." The user then enters an IDT (program identifier) of up to eight characters FOLLONED BY A SPACE OR CARRIAGE RETURN.


## NOTE

Termination given after IDT is a space bar or carriage return. Some other termination will cause the instruction to function incorrectly.

After the IDT prompt is answered, the monitor will display the prompt "READY $Y / N^{\prime \prime}$. When you have readied the cassette or paper tape punch, enter "Y".


EXAMPLE: Dump To Cassette:
The terminal is assumed to be a Texas Instruments 733 ASR or equivalent. The terminal must have automatic device control (ADC); this means that the terminal recognizes the four tape control characters DC1, DC2, DC3, and DC4.

The following procedure is carried out prior to answering the "READY $\mathrm{Y} / \mathrm{N}^{n}$ query:
(1) Load a cassette in the left (Cassette l) transport (Figure 5-3).
(2) Place the transport in RECORD mode.
(3) Rewind the cassette.
(4) Load the cassette. If the cassette does not load, it may be write protected. The write protect hole is on the bottom right side of the cassette (Figure 5-4). Cover it with the tab provided with the cassette, then repeat Steps 1 through 4.
(5) The KEYBOARD, PLAYBACK, RECORD, and PRINTER LOCAL/OFF/ LINE switches must be in the LINE position.
(6) Place the TAPE FORMAT switch in the LINE position.
(7) Answer the "READY $Y / N$ " query with $a^{\prime} Y^{\prime}$; the " $Y$ " will echo.

(A)

(B)


FIGURE 5-4 TAPE WRITE PROTECT TABS.

EXAMPLE: Dump To Paper Tape:

The terminal is assumed to be an ASR 33 teletypewriter. The following steps should be completed carefully to avoid punching stray characters:
(1) Enter the command:

DMC<start address>\{^,\}<stop address>\{^,\}<entry address> $\{\wedge$,$\} IDT =<$ name $>\{\wedge$,$\} READY Y / N<Y>$

Do not answer the "READY $Y / N$ " query yet.
(2) Change the teletype mode from ON LINE to LOCAL.
(3) Turn on the paper tape punch and press the RUBOUT the several times, placing rubouts at the beginning of key tape for correct-reading/program loading.
(4) Turn off the paper tape punch, and reset the teletype mode to LINE. (This is necessary to prevent punching

```
stray characters.)
```

(5) Turn on the punch and answer the "READY Y/N" query with 'Y'. The $Y$ will not be echoed.
(6) Punching will begin. Each file is followed by sixty rubout characters. When these characters appear (identified the constant punching of all holes), the punch must be turned off.
5.3.5 Execute Command (EX)

SYNTAX:
EX (CR)

The EX command causes task execution to begin at current values in the Workspace Pointer and Program Counter.
5.3.6 Find Data Command (FD)

SYNTAX:
FD $\{\wedge\}<$, start address> $\{\wedge\}<$, stop address $>\{\wedge\}<$, value>

The contents of memory locations from <start address> to <stop address> are compared to <value>. The memory addresses whose contents equal "value" are printed out.

If the termination character of <value> is a minus sign, the search will print the addresses of all bytes from <start address to <stop address> whose contents are the rightmost byte in <value>. If the termination character is a carriage return (CR), then the search will print the addresses of all words from <start address> to <stop address> whose contents are <value>.

EXAMPLE:

MON? FD EOO, EFO 400
OE40
OE74

OR | MON? FD EOO, EFO 4- |
| :--- |
| OEO1 |
| OE 12 |
| OE 30 |
| OE32 |
| OE4O |
| OESA |
| OESC |
| OE74 |
| OEBC |
| OEC 6 |
| OED2 |
| OED6 |
| OEEC |
| MON? |

### 5.3.7 Hexadecimal Arithmetic (HEX)

SYNTAX:

```
HEX{^,}<number 1>{^,}<number 2>< (CR)>
```

The sum and difference of two hexadecimal numbers are output.

EXAMPLE:

EVMBUG R1.0
MON? HEX 200;100
$\mathrm{H} 1+\mathrm{H} 2=0300 \quad \mathrm{H} 1-\mathrm{H} 2=0100$
MON?
5.3.8 Load Memory From Cassette Or Paper Tape (LMC)

SYNTAX:

$$
\operatorname{LMC}\{\wedge,\}\langle\text { bias }\rangle\langle(C R)\rangle
$$

Data in 990 object record format (defined in Appendix A) is loaded from paper tape or cassette into memory. <Bias> is the relocation bias (starting address in RAM). Its default is >0. Object code saved using the DMC command, however, is invariably restored using the relocation bias <starting address> specified for that command. Both relocatable and absolute data may be loaded into memory with the LMC command. After data is loaded, the module identifier (See Tag 0 in Appendix A) is printed on the next line.

The 733 ASR must be equipped with Automatic Device Control (ADC) . The following procedure is carried out prior to executing the LMC command:
(1) Insert the cassette in one of the two transports on 733 ASR.
(2) Place the transport in the PLAYBACK mode.
(3) Rewind the cassette.
(4) Load the cassette.
(5) Set the KEYBOARD, PLAYBACK, RECORD, and PRINTER LOCAL/LINE switches to LINE.
(6) Set the TAPE FORMAT switch to LINE. Loading will be at 1200 baud.
(7) Execute the LMC command: $\operatorname{LMC}\{\hat{\wedge}\}<(C R)>$

LOAD FROM PAPER TAPE: (733 teletype)

Prior to executing the LMC command, place the paper tape in the Reader and position the tape so the reader mechanism is in the Null field ahead of the file to be loaded. Enter the load command. If the 733ASR has ADC, the reader will begin to read from the tape. If the 733ASR does not have $A D C$, turn on the reader, and loading will begin.

Each file is terminated with 60 rubouts. When the Reader reaches this area of the tape, turn it off. The loader will then pass control to the command scanner.

The User Program Counter (P) is loaded with the entry address if a 1 -tag or a 2-tag is found on the tape.

## EXAMPLE:

EVMBUIG R1.0
MON? LMC EDOO
RERDY Y/N
TEST
MON?

### 5.3.9 Inspect/Change Memory (IM)

SYNTAX;
$\operatorname{IM}\{\wedge\}<$, start address><(CR)>

Memory Inspect/Change "opens" a memory location, displays it, and gives the option of changing the data in the location. The Inspect/Change memory address directs a display of memory contents from the <start address> each time the space bar is pressed. Each line of output consis of the address of the data word followed by the data word itself. A termination character causes the following:
(1) If a carriage return, control is returned to the command scanner.
(2) If a space, the next memory location is opened and and displayed.
(3) If a minus sign (-), the previous location is opened and displayed.

If a hexadecimal value is entered before the termination character, the displayed memory location is updated to the value entered.

EXAMPLES:

EUMEUG R1.0
MON? IM ELOO
EDOO=02EO
EU02=EEA4
$E D 04=0200$
$E[1 O B=O O O A$
MON?
5.3.10 Inspect/Change User WP, PC, and ST (Hardware) Registers: (IR)

SYNTAX:
$I R<(C R)>$

The user Workspace Pointer (WP), Program Counter (PC), and Status Register (ST) are inspected and changed with the IR command. The output letters WP, PC, and ST identify the values of the three principal hardware registers passed to the TMS 9995 microcomputer when an EXB, EX, or SS command is entered. WP points to the workspace register area, PC points to the next instruction to be executed, and ST is the Status Register contents.

The termination character causes the following:

- A carriage return causes control to return to the command scanner.
- A space causes the next register to be opened.

Order of display is: WP, PC, ST.

EXAMPLES:
(1)

```
EvMBUG R1.0
MON? IR
```

$W=E C 16 \quad 100$
$\mathrm{P}=02 \mathrm{E} 2 \mathrm{DOO}$
MUN?
(2)

```
EvMEIJG R1.O-
MON: IR
W=EC16
F=02E2
S=11600
MON?
```

SYNTAX:

```
SS< (CR)>
```

This command executes one instruction, then returns control to the monitor.

Each time the $S S$ command is entered, a single instruction is executed at the address in the Program Counter, then the contents of the Program Counter, Workspace Pointer, and Status Regiser (after execution) are printed out. Successive instructions can be executed by repeated SS commands.

EXAMPLE:

| EUMEUG | R1.0 |  |  |
| :---: | :---: | :---: | :---: |
| MON? IR |  |  |  |
| $W=F O C A$ |  |  |  |
| $\mathrm{F}=\mathrm{FOEC}$ | ELIOO |  |  |
| $5=2201$ |  |  |  |
| MON? SS | ELIB6 | ELO4 | 2201 |
| MON? SS | EDB6 | EDOS | C201 |
| MON~ SS | EDB6 | EDOA | C201 |
| MON? SS | ELB6 | EDOC | C201 |
| MON? SS | EDE6 | EU10 | C601 |
| MON? |  |  |  |
| NOTE |  |  |  |

Incorrect results are obtained when the SS instruction causes execution of an XOP instruction in a user program. (SEE Appendix E.) To avoid these problems, the EXB command should be used to execute any $X^{\prime \prime}{ }^{\prime} s$ in a process, instead of the SS command.
5.3.12 Toggle Null Flag: (TNF)

SYNTAX:
TNF

The TNF command is used to alert EVMBUG that the terminal being used is a 1200 baud terminal which is not a Texas Instruments 733 ASR (e.g., a 1200 baud CRT). To revoke the TNF command, enter it again.

USE :

TNF is used only when operating with a true 1200 baud peripheral device. TNF is NEVER used when operating at other baud rates.

In EVMBUG, the baud rate is set by measuring the width of the character " $A$ " input from a terminal. When an " $A$ " of 1200 baud width is measured, EVMBUG is set up to automatically insert three nulls for every character output to the terminal. These nulls are inserted to allow correct operation of the TMS9995 with Texas Instruments ${ }^{\text { }}$ 733ASR data terminals.
5.3.13 Inspect/Change User Workspace Registers: (IWR)

SYNTAX:

```
IWR{^,}[<register number>]<(CR)>
```

The IWR command is used to display the contents of all workspace registers or to display one register at a time, while allowing the user to change the register contents. The workspace begins at the address in the workspace pointer.

The IWR command, followed by a carriage return, causes the contents of the entire workspace to be printed. Control is then passed to the command scanner.

The IWR command followed by a register number in hexadecimal and a carriage return, causes display of the specified register's contents. The user may then enter a new value into the register by entering a hexadecimal value. The following are valid termination characters, whether or not a new value is entered:

- A space causes display of the next register.
- A minus sign causes display of the previous register.
- A carriage return gives control to the command scanner.


## EXAMPLES:

(1)

EVMENTIG: Fi. O
MIN: IWF:
$\mathrm{RO}=0000 \mathrm{R} 1=0000 \mathrm{R} 2=04 F 5 \quad \mathrm{FB}=0000 \quad \mathrm{R} 4=4 \mathrm{AE} \quad \mathrm{R} 5=0 \mathrm{~A} 00 \quad \mathrm{RG}=0006 \quad \mathrm{R} 7=\mathrm{ECOE}$
$\mathrm{R} 8=0001 \quad \mathrm{R} 9=0142 \quad \mathrm{RA}=4 \mathrm{AE} \quad \mathrm{RE}=04 \mathrm{AC} \quad \mathrm{RC}=0000 \quad \mathrm{RD}=\mathrm{ECO} \quad \mathrm{RE}=0 \mathrm{E} 7 \mathrm{~A} \quad \mathrm{RF}=9000$ MON?
(2) EVMEIIG K1.O

MON:' IWH Z
R $2=E \mathrm{EC} \quad 3456$
R3 =02E: 100
$\mathrm{R} 4=\mathrm{CAO1}$
R5 $=E 1: 3: 300 F$
R6 $6=02 A: 3$
MON?
5.3.14 Assembler Commands: (XA, XAE, XRA, XCL)
5.3.14.1 Execute Assembler With New Symbol Table: (XA)

SYNTAX:

$$
X A\{\wedge,\}<a s s e m b l y \text { address }><(C R)\rangle
$$

The XA command clears the existing symbol table and allows the user to establish a new symbol table.

```
MINT XA ELNO
EDOO
```

5.3.14.2 Execute Assembler With Existing Symobl Table: (XA)

## SYNTAX;

$$
\operatorname{XAE}\{\wedge,\}<\text { assembly address><(CR)> }
$$

The XAE command assembles using the existing symbol table.

```
EvMBlig; R1.0
MON- XAE EDOO
Enoo
```

5.3.14.3 Execute Reverse Assembler: (XRA)

SYNTAX:

```
XRA{^,}<start address>{^,}<end address><(CR)>
```

This command allows the EVM user to inspect any memory location and see the menemonic representation of its contents. The program effectively recreates a source listing from the object code stored in memory by printing the memory address, memory data, instruction mnemonic, and operands.

EVMBUG RL. O
MUN? XRA EDOO EDO4
EDOO FGBE SOLCE *R11+,R10
EDO2 9AA3 CE @>O2A3(R3), e>FD7D(F10)
MON?
5.3.14.4 Execute Communications Link: (XCL)

SYNTAX:
$\mathrm{XCL}<(\mathrm{CR})>$
5.4 USER-ACCESSIBLE UTILITIES

EVMBUG contains seven utility subroutines that perform $1 / O$ functions as listed in Table 5-3, below. These subroutines are called through the XOP assembly language instruction. This instruction is covered in detail in Appendix F. Locations for XOPs 8 through 14 contain vectors for utilities that drive the TMS 9995 terminal. XOP 15 is used by the monitor for the breakpoint facility.

8

Write One Hexadecimal Character Read Hexadecimal Word From Terminal
Write 4 Hexadecimal Characters To Terminal
Echo Character
Write 1 Character To Terminal
Read 1 Character From Terminal
Write Message To Terminal
(All characters are in ASCII Code.)

NOTES
(1) Initially, EVMBUG will conduct I/O through the TMS 9902 connected to Connector Pl. In this mode, $>0000$ is in EVMBUG's Rl2, located at memory address $>E C 2 E$. To change this configuration, change the contents of >EC2E before executing the I/O XOP. For example, to use the the auxiliary TMS 9902 at P2, change the contents of location $>$ EC2E to $>0400$. CRU programming is discussed in paragraph 8.5 of Section 8.
(2) The write character XOP (XOP 12) activates the REOUEST TO SEND signal of the TMS 9902. This signal is never deactivated by EVMBUG, so that modems may be used.
(3) Most of the XOP format examples herein use a register for the source address; however, all XOP's cab also use a symbolic memory address or any of the addressing forms available for the XOP instruction.
5.4.1 Write One Hexadecimal Character to Terminal (XOP8)

FORMAT:

$$
\mathrm{XOP} \quad \mathrm{Rn}, 8
$$

The least significant four bits of user register Rn are converted to their ASCII coded hexadecimal equivalent ( 0 to $F$ ) and output on the terminal. Control returns to the instruction following the extended operation.

Assume user register 5 contains >203C. The assembly language (A.L.) and machine language (M.L.) are shown below:

| A.L. $\times$ | XO |  | R5.8 |  |  | SEND 4 LSB'S OF R5 TO TERMINAL |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12. | 13 | 14 | 15 |  |
| M.L. 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | >2EO5 |

Terminal Output: C
5.4.2 Read Hexadecimal Word From Terminal (XOP9)


Binary representation of the last four hexadecimal digits input from the terminal is accumulated in user register Rn. (More than four digits may be input, but only the last four are used.) The termination character is returned in register Rn+1. Valid termination characters are: space, minus, comma, and a carriage return. Return to the calling task as follows:

- If a valid termination character is the only output, return is to the memory address contained in the next word following the XOP instruction (NULL, above).
- If a non-hex character or an invalid termination charact is input, control returns to the memory address contained in the second word following the XOP instruction (ERROR, above).
- If a hex string followed by a valid termination characte is input, control returns to the word following the DATA ERROR statement above.

EXAMPLE:

If the valid hexadecimal character string 12C is input from the terminal, followed by a carriage return, control returns to memory address >FFB6, with register 6 containing $>012 \mathrm{C}$, and register 7 containing >0D.

If the hex character string 12 C is input from the terminal, followed by an ASCII plus ( + ) sign, control returns to location >FFC6. Registers 6 and 7 are returned to the calling program without being altered. "+" is an invalid termination character.

If the only input form the terminal is a carriage return, register 6 is returned unaltered, while register 7 contains >0D00. Control is returned to address >FFCO.
5.4.3 Write Four Hexadecimal Characters To Terminal (XOP10)

FORMAT:

$$
\mathrm{XOP} \quad \mathrm{Rn}, 10
$$

The four digit hexadecimal representation of the contents of user register $R n$ is output to the terminal. Control returns to the instruction following the XOP call.

EXAMPLE:
Assume register 1 contains >2C46

M.L. | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Terminal Output: 2C46
5.4.4 Echo Character (XOP 11)

FORMAT:

$$
\text { XOP } \quad \mathrm{Rn}, 11
$$

This is a combination of XOPs 13 (READ character) and 12 (WRITE character). A character in ASCII code is read from the terminal, placed in the left byte of $R n$, then echoed back to the terminal.

Control returns to the instruction following the XOP after a character is read and written. By using a code to determine a character string termination, a series of characters can be echoed and stored at a particular address:

|  | CLR | R2 | Clear R2 |
| :--- | :--- | :--- | :--- |
|  | LI | R1, >FE00 | Set Storage Address |
| LOOP | XOP | R2, 11 | Echo, Using R2 |
|  | CI | R2, >0D00 | Was Character a CR? |
|  | JEQ | EXIT | Yes, Exit Routine |
|  | MOVB | R2,*Rl+ | No, Move Character to Stg |
| EXIT | JMP | NOP | LOOP |

5.4.5 Write One Character To Terminal (XOPl2)

FORMAT:
$\mathrm{XOP} \quad \mathrm{Rn}, 12$

The ASCII character in the left byte of user register Rn is output to the terminal. The right byte of Rn is ignored. Control is returned to the instruction following the call.
5.4.6 Read One Character From Terminal (XOP 13)

FORMAT:

$$
\mathrm{XOP} \quad \mathrm{Rn}, 13
$$

The ASCII representation of the character input from the terminal is placed in the left byte of user register Rn. The right byte of register Rn is zeroed. When this utility is called, control is returned to the first instruction following the call only after a character is input.
5.4.7 Write Message To Terminal (XOP14)

FORMAT:
XOP @MESSAGE, 14

MESSAGE is the symbolic address of the first character of the ASCII
character string to be output. The string must be terminated with a byte containing binary zeroes. After the character string is output, control is returned to the first instruction following the call.

Assuming the following program:

| MEMORY <br> ADDRESS <br> (HEX) | OP CODE | A.L. MNIMONIC |
| :--- | :--- | :--- |
|  |  |  |
| ED00 | 2 FAO |  |
| ED02 | EDE0 |  |
| EDO4 |  |  |
| - |  |  |
| E |  |  |
| ED00 | 5445 |  |
| EDE2 | 5354 |  |
| EDE4 | 00 | BYTE 0 |

During the execution of this XOP, the character string "TEST" is output on the terminal, and control is then returned to the instruction at location >ED04. TEXT is an assembler directive to transcribe characters into ASCII code.

55 EVMBUG ERROR MESSAGES

Several error messages have been provided in the EVMBUG monitor to alert the user to incorrect operation. In the event of an error, the word 'ERROR' is output, followed by a single digit indicating the error condition.

Table 5-4 outlines the possible error conditions.

TABLE 5-4. EVMBUG ERROR MESSAGES.

| ERROR | CONDITION |
| :---: | :--- |
| 0 | Invalid tag detected by the loader |
| 1 | Checksum error detected by loader |
| 2 | Invalid termination character detected |
| 3 | Null input field detected by dump routine |
| 4 | Invalid command entered |
|  | NOTES |

ERRORS 0/1: The program load process is terminated.
If the program is being input from a 733ASR, possible causes of the error are a faulty cassette tape or dirty Read heads in the tape transport.

If the terminal device is an ASR33, chaf may be caught in a punched hole in the paper tape.

TO CORRECT: In either case, repeat the load procedure.
ERROR 2: Invalid Termination Character. Command is terminated
TO CORRECT: Reissue the command and parameters with a Valid termination character.

ERROR 3: Incorrect Input To Dump Command. Dump command is terminated.

User either input a null field for start address, stop address, or the entry address to the dump routine.

Ending address is less than the beginning address.
TO CORRECT: Reissue the dump command and input all necessary parameters.

ERROR 4: Self explanatory.
TO CORRECT: Enter a valid command

## SECTION 6

## SYMBOLIC ASSEMBLER

### 6.1 GENERAL

This section describes the function of the TMS 9995 EVM symbolic assembler. Also described are directions for formatting instructions and operating the assembler.

An assembler is a program that interprets assembly language source statements into object code. Assembler-directive commands allow the programmer to generate data words and values based on specific conditions at assembly time.

The TMS 9995 EVM Assembler is a one-pass symbolic line assembler designed to permit the use of comments and labels. It assembles the instructions of the TMS 9995 as well as the pseudo instruction NOP (which assembles as the instruction JMP $\$+2$, and acts as a "no operation" or "go to next instruction"), and the following asssembler directives:

- AORG: Absolute Origin Statement (absolute start location)
- BSS: Block of memory reserved with starting symbol
- DATA: Sixteen bits of immediate data
- END: End of program, exit to monitor
- EQU: Symbol equated to value in operand
- TEXT: String of ASCII coded characters

The assembler program is contained in EPROM, along with the rest of the EVM firmware.


FIGURE 6-1. SAMPLE ASSEMBLER LISTING.

### 6.2. TMS 9995 SYMBOLIC ASSEMBLER LISTING

### 6.2.1 Listing Format

The format of the listing produced by the TMS 9995 is detailed in Figure 6-1. The elements of this listing are discussed in subsequent paragraphs.

### 6.2.1.1 Location Counter

This is the hexadecimal number showing the location of assembled object code.

Essentially, the value of the location counter is the address of the corresponding object code after a program has been loaded into memory. For example, in figure 6-1, the object code at memory address (MA) $>F E 24$ is $>2 F 20 ;$ M.A. FE26 will contain the address of the location with a label of $L F$ when (and if) that label is defined.

### 6.2.1.2 Assembled Object Code

This column contains the resulting object code in hexadecimal after the source statement has been assembled.

### 6.2.1.3 Label Field

The two-character field contains an alphanumeric label that identifies the location of the source statement.
6.2.1.4 OP Code Field

This four-character field contains assembly language operaton code mnemonics. It is separated from the label field and operand field by one space.
6.2.1.5 Operand Field

This field contains the operands of the instruction. This field is separated from the $O P$ code and comment fields by one space.

### 6.2.1.6 Comment Field

Comments are placed in the listing by the user to assist in the understanding of the instruction or the data flow. The comment field begins one space to the right of the operand field.

### 6.3 LABELS AND COMMENTS

Labels may consist of one or two characters. The first character must be alphabetic (but not an ' $R$ ') and a second character must be alphanumeric. Labels may be used either as resolved (previously defined) or unresolved (to be defined in upcoming assembly statements) references. Labels may defined by entering them in the Label Field of an assembler statement. Labels used as symbolic references in an instruction that will accept both symbolic and register operands must have an (@) sign preceeding them.

Comments can be a part of the source statement. The comment field may include any printable character and is concluded by a return. A comment line is indicated by an asterisk (*) in column one.

### 6.3.1 Use Dollar Sign To Indicate "At This Location"

Use the dollar (\$) sign to indicate a current value of the location counter (the location counter contains the next address at which object will be loaded). If the location counter contains a value of >EDOO, then the following comments apply as shown in the following statements:

EDOO DI EQU \$
ED00 * D1 VALUE = LOCATION COUNTER VALUE: >ED00
EDOO El EQU \$+4
EDOO * E1 VALUE $=$ LOCATION COUNTER $+4=$ PEDO 4
ED00 Fl EQU Dl
ED00 * Fl AND Dl HAVE SAME VALUE $=>$ ED00
ED00 0207
LI R7,
>ED00 TO R7
ED02 ED00
ED04 0208 LI R8,Dl >ED00 TO R8
ED06 ED00
ED08 0209 LI R9, $\$+2$ >ED0A TO R9

EDOA EDOA
EDOC 020A
EDOE ED04
ED10
NOTE
In EQU (equate) directives, labels must be equated to either absolute values or defined labels.

### 6.3.2 Expressions

Expressions contain addition or subtraction functions. For example:

EDOO
EDOO
EDOO
ED00
EDOO
ED00
EDOO 0200
ED02 0200
ED04 0201
ED06 0204
ED08 0202
EDOA 0400
EDOC 0203
EDOE 0608
EDIO 0204
ED12 FFF8 ED14

Al EQU >200

* Bl EQU A1+8

Cl EQU AI
*
LI RO,A1
LI Rl, Al+4
LI R2,A1+C1
LI R3, Al $+\mathrm{Bl}+\mathrm{Cl}$
LI R4,Al-Bl
Al VALUE $=>200$
$\mathrm{Bl}=\mathrm{Al}+8=>208$
Cl $=$ Al VALUE $=>200$
$>200$ TO RO
$>204$ TO R1
$>400$ TO R2
$>608$ TO R3
$>$ FFF8 TO R4

### 6.3.3 Cancel Source Statement Being Input

If it is desired to cancel a source statement while in the process of entering it from the keyboard, press the <ESC> key. The current location counter contents will be displayed, waiting for new input. This escape MUST be executed prior to entering a return after the source statement.
6.3.4 Translate Characters Into ASCII Code Using Single Quotes

If it is desired to translate alphabetical or numerical keyboard values in ASCII code, enclose the characters in single quotes. This is the normal procedure for the TEXT assembler directive (paragraph 6.4.2.6); however, it can also apply in other situations. For example:

| EDO 0 | A | EQU | ' $\mathrm{AB}^{\prime}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| ED0 0 | * |  |  | ASCII FOR AB $=>4142$ |
| ED00 | 0201 | LI | R1, A | LOAD >4142 IN R1 |
| ED02 | 4142 |  |  |  |
| ED04 | 0201 | LI | R1, ${ }^{\prime} \mathrm{AB}^{\prime}$ | LOAD >4142 IN Rl |
| ED06 | 4142 |  |  |  |
| ED08 | 4142 Al | DATA | ' $\mathrm{AB}^{\prime}$ | ASSEMBLE >4142 HERE |
| ED0A |  |  |  |  |

### 6.4 ASSEMBLER DIRECTIVES

The symbolic assembler recognizes six assembler directives. The conventions used in defining these directives are defined below.
< >: Required items to be supplied by the user
[ ]: Optional items to be supplied by the user, i.e., for example: [comment] = a space followed by any characters except <ESC> or <CR>.

EXPW: A well-defined expression (No forward references)
EXP: An expression with no forward reference, or a forward reference only.

Symbolic addresses must be preceeded by an @ sign to differentiate from a register number in an instruction that will accept both.
6.4.1 AORG Directive

FORMAT:
[label]< ,><AORG>< ,>[EXPW:location](EXPW:location)<CR>

The AORG directive places a value in the location counter and begins assembly at the location specified. The location value must be in decimal or hexadecimal. By default, the location counter for the assembler begins at $>0000$ and is incremented by two (bytes) for each word occupied by the instruction. When a label is used with the AORG directive, it is assigned the value in the location counter. The comment field is optional. If an odd value is input for the location, the value will be decremented to an even value.

Example:

ED00 AORG $>200$ Begin assembling source code at location 0200 counter value of $>200$

ED00
AORG 200
Begin assembling source code at location counter value of >C8
6.4.2 BSS Directive

FORMAT:
[LABEL] < , ><BSS>< ,><EXPW:no. of bytes><CR>

The BSS (block with starting symbol) directive advances the location counter a quantity of bytes as specified in the directive. In essence, it "reserves" a block of bytes starting at the location counter value; this block will be void of object code. An optional label can be specified to identify the first location in the block. The byte count can be in decimal or hexadecimal.

### 6.4.3 DATA Directive

FORMAT:
[label] < ,><DATA>< ,><EXP>[, <EXPW>,..., <EXPW>] [comment] <CR>

This directive places 16 bit values into (successive) memory locations. Data is placed at even address locations. Operand values can be chained (i.e., successive 1 to 16 bit values separated by commas). The data directive will accept multiple operands seperated by commas. It will also accept an unresolved reference, but ONLY as a first operand.

Example:

ED00 FFFF
ED02 06E4
ED0 4 00BB
ED06 0000
ED08 01BC
EDOA 4142
EDOC

DATA FFFF, 1764, >BB, 0, 444, 'AB'
Assembles as ASCII code for string $A B$

Assemble as $>00 \mathrm{BB},>0000$
6.4.4 END Directive

## FORMAT:

[label]<, $><$ END>< , >[<entry point>< , >[comment]<CR>

This directive is mandatory for each program. It designates to the assembler that this is the final input from the source program and causes a transfer of control back to the monitor. This is the last input to the assembler, and the only means of direct transfer from the assembler to the monitor. When the optional label is used, it is assigned the current value in the location counter, but forward references to it will not be resolved. The optional load-point operand field contains a symbol or absolute memory address specifying the entry point (execution start) of the program. When the entry-point operand is used, the entry point address will be placed in the Program Counter so that the program can be executed by the EX command immediately after being loaded.

After entry of the END directive is concluded, a number indicating the number of unresolved labels will be displayed.

Example:


FORMAT:
<label><, ><EQU><, ><EXPW><CR>

This directive assigns a value to a label for use during assembly. The expression field can contain an absolute numeric value or expression. Expressions are further defined in paragraph 6.3.4. This directive allows the user to substitute easily remembered mnemonics for absolute values in program source lines.

Examples:
(1)

EDO 0 SM EQU 1
EDOO * ALLOWS USING SM FOR REGISTER 1 SUCH AS
ED00 C060
ED02 FC00
ED0 4
ED04 C060
ED06 FC00
ED0 8
(2)

EDOO IN EQU 9681
EDO $\quad$ * ALLOWS THIS CONSTANT VALUE TO BE USED IN SUBSEQUENT
EDOO

* SOURCE LINES

ED00 0201
ED02 E5Dl
EDO 4
(3) If IN has been previously defined, as above, the following will result in moving the value located four bytes beyond location IN into location OT:

ED00 C820 MOVE @IN+4,@OT
ED02 F004
ED04 F0C0
ED06
(4) A label can be equated to a string of labels being added or subtracted (expression).

EDOO
EDO 0
EDOO
ED00
ED0 2
NOTE: Value of label "NO" has value equal to sum of values of "C" and "A".
6.4.6 TEXT Directive

FORMAT:
[label]<, $><\mathrm{TEXT}><,><{ }^{\wedge}$ character string ${ }^{\wedge}>$ [comment]<CR>

This directive, like the Data directive, is used to generate absolute data for program use. The DATA statement operand is interpreted as a numerical value. The TEXT statement operand contains an alphanumeric character string of keyboard inputs which are to be interpreted into ASCII code. Besides keyboard characters, the user can also input control characters (e.g., carriage return, line feed, DCl, DC2, etc.) which are output in ASCII code via the keyboard. ASCII code is defined in Appendix B. Character string inputs in the operand field are enclosed in single quotes. The assembler begins all character strings on an even boundary and places a zero byte after the last character that can be used as a delimiter by the XOP I/O commands. The character string may contain any characters except the single quotes (") and <ESC>.

The optional label field will be assigned the value in the location counter; this value will identify the location of the first character in the string. If the program counter is odd after the text and zero bytes are entered, then the program counter will be incremented to an even number.

Examples:
(1)

ED00 4C4F CM TEXT "LOAD TAPE, HIT<CR><LF>"
ED02 4144
ED0 42054
ED06 4150
(Followed by a Carriage Return
ED08 452C
EDOA 2048
EDOC 4954
EDOE 203C
ED10 4352
ED12 3E0D
ED14 0A00
ED16
(2)

EDOO 4C4F CM TEXT 'LOAD TAPE, HIT <CR>."
ED02 4144
ED04 2054
ED06 4150
ED08 452C
EDOA 2048
EDOC 4954
EDOE 203C
ED10 4352
EDl2 3E2E
ED14 $0000<-$ This number will be that which was in memory before ED16 the TEXT directive is assembled.

### 6.5 ASSEMBLER ACTION

The Symbolic Assembler accepts assembly language inputs from the keyboard. As each instruction is input, the assembler interprets it, places the resulting machine code in an absolute address and prints the machine code (in hexadecimal) next to its absolute address.

Example:

The user enters:
LWPI >ED20 <CR>
The following display results:

LWPI >ED20
EDOO >02F0
ED02 >EDO2

USER INSTRUCTION ECHOED RESULTING OBJECT CODE
6.6 OPERATION
6.6.1 Calling the Assembler

1. Call up the monitor by activating RESET on the EVM and pressing the "A" key.
2. The EVMBUG monitor prints an initialization message on the terminal: MON? indicating that the command scanner is available to interpret terminal inputs.
3. Enter either the XA or XAE command and space or carriage return. If the XA command is used, the previous symbol table will be cleared.
4. Enter the hexadecimal address at which the program is to be assembled.
5. Press RETURN key. Entry to assembler is acknowledged by the display of the address. The cursor is positioned to the label entry column.

In this and following examples, the underscore marks the cursor positon within the display.

Display Enter Comments

Move RESET Switch
(CR) Monitor Entry Gained
EVMBUG
MON?
XA (SP)
MON? XA _
EDOO (CR)
ED0 0 - Assembler Entry Gained

### 6.6.2 Exiting To The Monitor

(SP) to the OPCODE column, then enter: END. Control returns to the monitor.

### 6.7 ENTERING INSTRUCTIONS

Any of the 73 instructions applicable to the TMS 9995 microcomputer can be interpreted by the Symbolic Assembler. An instruction generally consists of four fields: Label, Opcode, Operand(s), and Comment.

### 6.7.1 Label Field

The label field is optional and its omission is indicated by a space. It consists of a maximum of two characters; the first character must be alphabetic (BUT NOT AN ' $R$ ') and the second must be alphanumeric. Labels may be used as either resolved or unresolved references. The label field may be followed by one or more spaces.

NOTE: the following fields will not accept unresolved references: register fields, shift count fields, CRU count fields, and CRU displacement fields. Instructions containing unresolved references should not be modified once entered until reference resolution has occurred or errors may be created.

### 6.7.2 Opcode Field

There should be a single space only between the opcode and the operand (s).

### 6.7.3 Operand Field

Operand fields generally consist of either: (1) one unresolved reference label, or (2) a succession of constants and defined symbols linked by plus and minus signs. In the case of multiple operands, a single comma should be used between the two. The operand field should be followed by a space if the comment field is desired, or a return if not.

### 6.7.4 Comment Field

The comment field may include any printable character and is concluded by a return.
6.7.5 Concluding The Instruction

The (CR) at the end of either the operand or the comment field concludes the instruction. Prior to entering the return, the instruction may be cancelled by use of the Escape <ESC> command, as explained in paragraph 6.3.3.

### 6.7.6 EXAMPLES:

1. LWPI $>220$
$\uparrow--------$ Single space between mnemonic and operand
2. LI $0 f^{33}$

个--------- Single comma between multiple operands
3. N1 DATA 10 $\uparrow----\uparrow------(S P)$ after label and opcode fields
4.

DISPLAY
ENTER
COMMENTS

ED00
Omit Label Field
ED00
LWPI >220
Enter Instruction
ED00
LWPI >220
5. INSTRUCTION

TERMINATOR

LWPI >220 (A) (CR) - comment field omitted
(B) (SP) - comment field to be used
6. The following example illustrates these functions:
A. Calling the assembler (paragraph 6.6.1)
B. Enter instruction one (paragraph 6.7)
C. Enter instruction two (paragraph 6.7)
D. Exiting to the monitor (paragraph 6.6.2)


The following additional concepts apply to instruction entry:

1. Register numbers are in decimal or hexadecimal. Only decimal register numbers can be predefined (preceeded by an R).
2. Jump instruction operand can be $\$, \$+n$, $\$-n$, or $M$, where $n$ is a decimal or hexadecimal value of bytes $(+256>n>-254)$ and $M$ is the value of the memory address.

JMP \$+0
JMP \$-2
JMP \$+2
JMP $>210$
3. Absolute numerical values can be decimal or hexidecimal hexadecimal. Decimal values have no prefix in an operand. Hexadecimal values are preceded by the greaterthan sign (>).

LI R13,>33
LI R13,51
4. Where an address can be either a register or symbolic memory location, the symbolic address is preceeded by an at sign @ to differentiate a numerical memory address from a register number.

MOV @ST,R1 Move ST contents to Rl
A @SM, @>FE00
Move SM contents to M.A. $>$ FE00

NOTE:
Jump and immediate operand instructions do not use the (@) sign, before a symbol.

### 6.8 ERRORS

Syntax errors are indicated by an 'ERR' message. A displacement range error (such as with jump instructions and single-bit CRU instructions) will be flagged with an ERR message.

1. Syntax error. The instruction syntax was incorrect:
Display Enter Comments

| ED00 | - | $(S P)$ |
| :--- | :--- | :---: |
| ED00 | - | LDA |
| ED00 | LDA | ERR <br>  |
|  |  | $(\bar{C} R)$ |

Error message (ERR) Use Ret and enter the proper mnemonic.
2. Range error. The operand is out of range of its field.

## Display

Enter
Comments

ED00
ED0 0
Skip Label field.
Enter first instr.
ED00 LI R44_
ED00 II R44 $\underset{\text { (CR) }}{\text { ERROR }}$
EDOO
-
EDOO
(Sp)

EDOO
LI R4, $>$ EDO 0
(CR)
ED00 0204 LI R4, PED 00
Properly assembled code.
ED02 ED00
ED0 4
Enter proper data.
-
3. Displacement Error. The jump instruction destination is more than +256 or -254 bytes away.


### 6.9 PSEUDO-INSTRUCTION

The assembler also interprets one pseudo-instruction. This pseudo-instruction is not an additional instruction, but actually is an additional mnemonic that conveniently represents a member of the instruction set. The NOP mnemonic can be used in place of a JMP \$+2 instruction, which is essentially a no-op (no operation). This can be used to replace an existing instruction in memory, or it can be included in code to force additional execution time in a routine. Both NOP and JMP $\$+2$ assemble to the machine code $>1000$.

## Display <br> Enter



## SECTION 7

EIA COMMUNICATIONS LINK

### 7.1 GENERAL

This section describes the use of a Software Comminications Link which allows TMS 9995 microcomputer module to communicate with a DX 990/10 minicomputer via an EIA RS-232-C interface.

This communications link is primarily intended for use as a software development aid for the programmer. It allows the programmer to create programs on a larger, more sophisticated minicomputer, taking full advantage of its utilities, i.e., text editor, macroassembler, linker, etc. The resulting program can then be downloaded into the 9995 EVM for execution or debugging. The host system is needed to support the hardware and software necessary to transfer information to an EIA port using the ASCII character set. (See Appendix B)

EIA RS-232-C asynchronous serial transfer is used by this particular communications link which enables it to communicate with terminals that have EIA capabilities.

The EVM hardware supports two serial I/O ports. The local port (Port 1) is jumper selectable for either RS-232-C or teletype terminals. (See Figure 7-2) This port is controlled by a TMS 9902 asynchronous communications channel and is the port to which the main programmer's terminal is connected for support by the EVMBUG monitor. The auxilliary port (Port 2) is RS-232-C only and is connected via EIA RS-232-C to the host computer.


FIGURE 7-1. TMS 9995 EVALUATION MODULE BOARD.

### 7.2 SYSTEM DESCRIPTION

Figure 7-2 shows a typical system configuration for utilization of the communications link software. The TMS 9995 appears as another terminal to the host system. The communications link allows a user at terminal 2 to interact with the host computer in exactly the same way as if it were directly connected to the host computer. A user at either terminal may command the host computer to execute a read or write to the memory. This read or write to memory is executed by the host computer as if it were reading or writing to a cassette, paper tape, or keyboard/printer (if device support was sysgened into the host system).


FIGURE 7-2. TYPICAL SYSTEM CONFIGURATION.

The communications link does not require any hardware changes to the host computer, nor does the host system require any changes in device service routines, except those changes necessary to support a 733 ASR, ASR 33, or KSR protocol. Data transfers are accomplished using the ASCII character set over EIA RS-232-C levels at a variety of baud rates. Data transfers to memory are formatted in TMS 9900 object record forinat (see Appendix A

The following is an example of how the communications link can be implemented:

The TMSW 101T cross support package can be installed on an already existing DEC PDP-11/70 minicomputer system. Applications software can be created on the PDP-11/70 and assembled using the cross support package. The resulting applications code can then be simulated using the cross support package, or downloaded for testing on the target system using the EIA link. Assuming the PDP-11/70 already exists, this communications link allows actual program development and test for TMS9995 software without the need for additional hardware.

Using a 990 system minicomputer allows this same opportunity without the need for the cross support package.

### 7.3 SYSTEM REQUIREMENTS

7.3.1 Host System Requirements.

The communications link software is capable of communicating to a wide variety of host computers, ranging from a TM990/101M microcomputer to a large time-share system. The requirements which must be met by the host computer are supplied by most existing computers.

### 7.3.1.1 Hardware Requirements.

The EIA communications link requires at least three signals to operate:

## - Transmit Data

- Receive Data
- Signal Ground

Table 7-1 illustrates how these signals must be interconnected.

TABLE 7-1. HOST SYSTEM CABLE REQUIREMENTS.

HOST INTERFACE TMS9995 INTERFACE
Designation Pin Pin Designation

| Receive Data | 2 |  |
| :--- | :--- | :--- |
| Transmit Data | $3-2$ | Receive Data <br> Transmit Data |
| Signal Ground | 7 | 7 |

These signals, along with other control signals, may be supplied by a TM990/506 cable assembly. The other control signals are required to perform the necessary "handshaking" between the EVM board and the host computer, i.e., DSR, DCD, RTS, and may vary for different host computers.

The EVM has no baud rate limitations because the baud rate as used by the TMS 9902 asynchronous communications channel is software selected. However, the communications link software only allows baud rates of 110, $300,600,1200,2400,4800,9600$, and 19200. The baud rate of the host computer must be that of the terminal connected to Port l, if that terminal is to be used as a remote terminal to the host system (i.e., logon identifiers, listings, etc.) The baud rates need not be the same to execute uploads or downloads, as the terminal is not involved. The baud rate to the terminal on Port 1 is automatically set by the EVMBUG monitor. The baud rate to the host computer is 1200 by default, but may be changed by the use of the communicatons link "T" command to any of the baud rates given above. (See also "T" Command, paragraph 7.4.3.)

### 7.3.1.2 Software Requirements.

The host system reads and writes to the TMS 9995 EVM and terminal combination as if they were a teletype, 733 ASR terminal, or keyboard/printer.

Receipt of a DC2 (ASCII Punch On) places the TMS 9995 EVM into a download mode of operation until a DC4 (ASCII Punch Off) is received.

Receipt of either a DCl (ASCII Reader On) or DLE7 (Cassette Block Forward) command places the TMS 9995 EVM into an upload mode. This mode is continued until a complete record is output in 733 ASR protocol, or until the upload is complete in ASR 733 protocol. When not in either of the above modes, any characters received on EVM Port 2 are echoed to the terminal (which may or may not be present) at EVM Port 1.

A provision is provided to operate the communications link with a host computer that cannot supply the DC2 and DC4 commands necessary for downloads. This provision is described in paragraph 7.4.5 "Use Without Cassette Or Paper Tape Support".

Control characters entered at EVM Port 1 are recognized at all times by the TMS 9995 EVM, with the appropriate response taken. Noncontrol characters are ignored during uploads and downloads, but are echoed to the host system otherwise.

To accomplish downloads, the host system is required to supply standard TMS 9900 machine code in object record format (see Appendix A). The code can be either copied from storage media (magnetic tape, disk, etc.) or actually created by the host computer. This machine code is the same as that of the host (if the host is a 990 family minicomputer), due to the software compatibility between all members of the 9900 family. Cross assemblers are also available to produce TMS 9900 machine code on non-9900 family computers (IBM, DEC, etc.).
7.3.2 Terminal Requirements.

The terminal connected to Port 1 of the TMS 9995 EVM Board must be either EIA RS-232-C or $20-m A$ current loop (jumper selectable), and communicate via the ASCII character set.

The allowable baud rates are the same as those listed for the host computer and are automatically set by the EVMBUG monitor. If this terminal is intended for use as a remote terminal for the host system, it must be the same baud rate as the host system and use the same protocol.

### 7.4 COMMUNICATIONS LINK USAGE

This section details how the communications link operates from a user's point of view. Table 7-2 lists the communication link commands available to the user. The functions which require use of the Control key are available only in the terminal mode; other functions are available only in the command mode.

Table 7-3 is a list of error messages which the communications link produces under certain error conditions. Each mode is described in the following paragraphs.

TABLE 7-2. SUMMARY OF COMMUNICATIONS LINK COMMANDS.

INPUT

Control C
$T$
D
U
Q
Control Z Control R Control T

## RESULTS

| ERROR MESSAGE | MEANING |
| :---: | :---: |
| CMD ERR | Invalid command entered. Reenter the correct command code, i.e., T, U, D, or Q. |
| PARM ERR | Invalid parameter entered. Reenter a valid parameter. |
| CKSM ERR | Checksum error occurred during download. |
| TAG ERR | Invalid obj. record tag encounter during download. |
| UPLD ERR | Error occurred during upload attempt or, upload end limit is smaller than start limit or, upload aborted. |

7.4.1 Starting The Link.

On-board RAM provides one workspace area, two flags, and a link area for handling the communications link software. The location of this area is from >EC00 to >EC56.

The link is entered by executing the XCL command. At this time, the EVM is in the terminal mode, and an entry banner: TERMINAL MODE, is printed on the terminal. This entry banner will be printed every time the terminal mode is reentered.

### 7.4.2 Terminal Mode.

Once in terminal mode, the communications link is in its active mode. The program constantly scans both ports until a character is received on one or the other. It then takes the appropriate action, depending on the character received and the function currently being executed. Downloads, uploads, and listings can be executed under control of the host computer and all host commands entered at the terminal are echoed to the host computer.

If an error occurs on the EVM side of the communication link during a download, the link will wait until the current input from the host computer ceases and then output an error message. At this time, the download may or may not be completed. This must be verified by use of the EVMBUG monitor Inspect Memory Command. If an error occurs during an upload, the link will output an end-of-file, discontinue output, and output an error message. (See Table 7-3) These download and upload error conditions also set the download bias to >FFFF.

### 7.4.3 Command Mode.

The communications link also supports a command mode of operation, if a terminal is present on EVM Port 1 . In this mode, commands are entered from the terminal to:

- Change Port 2 baud rate
- Set upload limits
- Set bias for downloads of reloacatable object files

This mode can be entered from the terminal mode at any time leven during up or downloads) by simultaneously pressing the control and "C" keys. Once in the Command mode, a question mark prompt is displayed at the terminal.

The commands supported while in the command mode are described below.
"T" COMMAND: A "T" is input to change the baud rate of Port 2. The link will echo the "T" to the printer, followed by a space, and will await the entry of a parameter. This parameter must be a valid decimal digit between 1 and 8 , followed by a space, comma, minus sign, or carriage return. Otherwise, a parameter error will be generated. According to the value entered, the baud rate of Port 2 (to the host computer) will be set to the value indicated in Table 7-4, below. If no parameter is entered, the baud rate will remain unchanged.

## TABLE 7-4. BAUD RATE SELECTION PARAMETERS

| PARAMETER | BAUD |
| :--- | :--- |
| RATE | RATE |


| 1 | 19200 |
| ---: | ---: |
| 2 | 9600 |
| 3 | 4800 |
| 4 | 2400 |
| 5 | 1200 |
| 6 | 600 |
| 7 | 300 |
| 8 | 110 |

"D" COMMAND: A "D" is entered to set the bias of any relocatable object code received by the downloader. The "D" will be echoed to the printer, followed by a space. The user may then enter a valid hexadecimal address, followed by a space, comma, minus sign, or carriage return. This address will be the download bias until changed. The default bias address is $>$ EDOO. If no address is entered, the download bias will remain unchanged. The download bias only applies to relocatable code, as any absolute code will be loaded wherever its object record tags indicate.
"U" COMMAND: A "U" is entered to set the upload limits. The "U" is echoed to the printer, followed by a space. The user may then enter the upload starting address, followed by the upload ending address. Both must be valid hexadecimal numbers, followed by a space, carriage return, comma, or minus sign. Either or both may be omitted to leave the corresponding upload limit unchanged. An invalid address results in the printing of an error message with no change in upload limits. Default upload limits are from $>$ EDO 0 to $>E F F 0$ inclusive. Limits must be reestablished before each upload, as the starting address is changed by the uploader to equal the ending address at the end of the upload. An error will result at any time during the upload if the starting address is greater than the ending address. The host computer may also set these limits by writing to the appropriate memory locations (>EC50 and >EC48), using the downloader.
"Q" COMMAND: To exit from the command mode back to the active terminal mode, $a$ " $Q$ " must be entered. The " $Q$ " will be echoed to the printer, followed by the terminal mode entry banner.

### 7.4.4 Returning Control To EVMBUG Monitor.

The communications link execution can be terminated in the terminal mode by simultaneously pressing the Control and "Z" keys. This returns control to the EVMBUG monitor. The EVMBUG entry banner will be displayed on the printer at this time.

### 7.4.5 Link Use Without Cassette Or Paper Tape Support.

A provision exists which allows the user to initiate and terminate downloads from the terminal. This provision is necessary if the host computer software does not support cassettes or paper tape. Downloads can be accomplished by listing the object file to the TMS9995 EVM as if it were a printer. Pressing the Control and "R" keys sets the communication link to download mode. All input on Port 2 is then transferred to the downloader instead of the terminal.

The Control "T" command allows the user to exit this download mode at any time and to return to the terminal mode.

The Control and "T" keys must be simultaneously pressed to return to the terminal mode. The two control keys generate the required DC2 (Punch ON) and DC4 (Punch Off), which are normally generated for a paper tape punch or cassette by the device service routine.

### 7.5 SAMPLE SOFTWARE DEVELOPMENT SESSION

With a terminal or TTY connected to Port 1 (See paragraph 7.3.2), and a host computer connected by an EIA RS232-C communication link to Port 2 (See paragraph 7.4), the TMS 9995 EVM may be used for software development. See Figures 7-1 and 7-2.

If the $990 / 10$ (or $990 / 12$ ) has not been sysgened to include the use of a 733 ASR terminal, then a 733 should be installed and the sysgen executed as follows before a software session begins. Brief details of a sysgen follow (for experienced programmers only). For full details of sysgen, refer to the Model 990 Computer DXl0 Operating System Programming Guide, Volume V, part number 946250-9705.

SAMPLE SYSGEN:

$$
\begin{aligned}
& \text { NAME }=\text { STO1 } \\
& \text { DEVICE TYPE }=\text { ASR } \\
& \text { CRU }=>0000 \\
& \text { ACCESS TYPE }=\text { RECORD } \\
& \text { TIME OUT }=-- \text { SECONDS } \\
& \text { CASSETTE TIME OUT }=3 \text { SECONDS } \\
& \text { CASSETTE ACCESS TYPE }=\text { FILE } \\
& \text { CHARACTER QUEUE SIZE }=6 \\
& \text { INTERRUPT }=6
\end{aligned}
$$

The following is a sample software development session using a DX990/10 as a host computer. This sample shows the basic steps necessary to load the communications link and begin execution. Then the same terminal is used as a user terminal to the DX990/10 system. A program is created using the text editor and macroassembler. The program listing is printed at the user terminal and the object code is then downloaded into the TMS 9995 EVM memory. After logging off the DX990/10, control is returned to the EVMBUG monitor and the sample program is executed. For this example, the TMS 9995 EVM is connected to the DX990/10 as a 733 ASR terminal.

Commands preceeded by brackets [ ] are DXl0 commands to the TMS 9995 microcomputer.

TERMINAL MOLE
SYGTEM COMMAND INTERFRETER - PLEASE LOG IN
USER ID: GPSO72
FASSCODE:
RUINTIME TASK ID $=32 B$
[] XE
INITIATE TEXT EDITOR
FILE ACCESS NAME:
*EOF
*EOF

* THIS IS AN EXAMPLE
*EOF
EVMBUG EQU >0080
*EOF
AORG $\operatorname{~EEDOO}$
*EDF
LWPI >ED4O
*EOF
CLR 0
*EOF
LGOP INC: O
*EOF
CI O, DEEOO
*EDF
JLT LOOP *EOF
XOP @MSG, 14 *EGF
B eEvMBGG
*EOF
MSG TEXT PFROGRAM EXECUTING*
*EOF
EYTE O
*EOF
END
*EOF
[1] QE
QUIT EDIT ABORT?: NO
QUIT EDIT DUTPUT FILE ACCESS NAME: GFS.TST
REPLACE?: YES
MOD LIST ACCESS NAME:
[] XMA

EXECUTE MACRO ASSEMELER
SUURCE ACCESS NAME: GPS.TST
OBJECT ACCESS NAME: GPS.TSTO
LISTING ACEESS NAME: GFS.TSTL
ERROR ACCESS NAME:
OPTIONS:
MACRO LIERARY FATHNAME:
[] WAIT
--WAITING FOR BACKGRUIJND TASK TG COMFLETE--
MACRO ASSEMBLY CUMFLETE, 0000 ERROFS, 0000 WARNINGS
[] CC :
COFY/CONCATENATE
INFIJT ACCESS NAME (S): FRO.TIMERII GFS.TSTL
DUTFUT ALCESS NAME: CE03 ST17
REPLACE?: NO
MAXIMUM FELITRII LENGTH: 60
[] CL
COFY,CONCATENATE
INFUT ACEESS NAME (S): GFS.TSTL
OUITFUT ACCESS NAME: ST17
REFLACE?: NO
MAXIMUM RECORD LENGTH: 60

SDSMAC 3.2.0 78.274 15:41:31 THURSDAY, MAR 19
ACCESS NAMES TAELE
SOLIRCE ACCESS NAME $=$ R3ZUSR.GPS.TST
OBJECT ACCESS NAME $=$ FKBZUSR.GFS.TSTU LISTING ACCESS NAME= R32USR.GFS.TSTL ERROR ACCESS NAME= OPTIONS=
MACRO LIBRARY PATHNAME=

```
0 0 0 1 ~ * ~ T H I S ~ I S ~ A N ~ E X A M P L E ~
```



```
0003 EDOO AORG \EDOO
0004 EDOO O2EO LWPI SED4O
    EDO2 ED40
0005 EDO4 04C0
0006 EDO6 0580
0007 ENOS 0280
    EDOA EEOO
OOOS EDOC 11FC
OOO% EDOE 2FAO
    ED10 ED16
0010 ED12 0460
    ED14 0080
0011 EU16 50
    ED17 52
    ED18 4F
    ED19 47
    EDIA 5:2
    ED1B 41
    EDIC 4D
    EDID 20
    EDIE 45
    EDIF 58
    EN2O 45
    ED21 43
    EH2Z 55
    EU2% 54
    EH24 49
    ED25 4E
    ED26 47
    0012 ED27 OO BYTE O
    0013
NO ERRORS, NO WARNINGS
[] CC
CGFY/CONCATENATE
    INFUT ACLESS NAME(S): GPS.TSTL GFS.TSTO
    OUTPUT ACCESS NAME: ST17 EEOS
    REFLACE?: NO
    MAXIMUM RECORD LENGTH:
[] Q
GUIT
FIJNTIME TASKK ILI = >5E
MON: IR
```

| $E D O O=02 E O$ | $E D 40$ | $04 C O$ | 0580 | 0280 | $E E 00$ | $11 F C$ | $2 F A O$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $E D 10=E D 16$ | 0460 | 0080 | 5052 | $4 F 47$ | 5241 | $4 D 20$ | 4558 |
| ED20 $=4543$ | 5554 | $494 E$ | 4700 | 0003 |  |  |  | MON? EX

MON? UM EDOO ED28

| EDOO $=02 E O$ | $E D 40$ | $04 C O$ | 0580 | 0280 | $E E 00$ | $11 F C$ | $2 F A O$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $E D 10=E D 16$ | 0460 | 0080 | 5052 | $4 F 47$ | 5241 | $4 D 20$ | 4558 |
| ED20=4543 | 5554 | $494 E$ | 4700 | 0003 |  |  |  |

MON? IR
$W=5554$
$\mathrm{F}=556 \mathrm{C}$ EDOO
MON? EX
PRUGRAM EXECUTING

PROGRAMMING

### 8.1 GENERAL

This section is designed to familiarize the user with programming the TMS 9995. Explanations of the programming environment, using EVMBUG XOPs, supporting special features of the hardware, and certain programming practices are included. Programs are provided as examples for the the user to analyze and follow, and possibly to combine into the user's system. This section is divided into two general areas: the first gives background information on the programming environment and shows suggested coding practices for a variety of situations. The second part gives specific program examples using special features of the hardware.

For clarity, source listing examples in this section use assembler directives recognized by larger assemblers, but not recognized by the TMS 9995 Symbolic Assembler. These directives are explained in detail in the "Model 990 Microprocessor Assembly Language Programmer's Guiden. A synopsis of the definitions is presented in Table 8-1.

| Label | opcode | Operand | Meaning |
| :---: | :---: | :---: | :---: |
|  | AORG | XXXX | Assemble code that follows so that it is loaded beginning at memory address XXXX this is similar to the absolute load/request of the symbolic assembler. |
|  | DATA | YYYY | Place the value YYYY in this location (if preceeded by the greater-than sign (>), the quantity is a hex representation. |
|  | DATA | LABEL | If LABEL represents a memory address, the memory address value is placed at this location, aligned on an even address (word boundary). |
|  | END |  | Signifies end of program for assembler. |
| AAAA | EQU | BBBB | Wherever the symbol AAAA is found, substitute the value BBBB. |
|  | IDT | 'NAME ${ }^{\prime}$ | Program will be identified by NAME. |
|  | TEXT | 'ABCD123 ${ }^{\text {- }}$ | The ASCII value of the specified character string is assembled in successive bytes. |

Figure $8-1$ is part of a source listing used in this section, as assembled by TI's TXMIRA assembler. Unless specified otherwise by directive, the TXMIRA assembler will begin assembling code relative to memory address $>0000$ (second column). When resolving an address for an instruction, as shown at the bottom of figure 8-1, the instruction address operator is the same as the relative address in column two of the listing. Thus, for the label NEXT, the address >004A is assembled, which is the relative address within the listing. This is useful when determining such addresses as the destination of a labelled BLWP instruction. Note that the symbolic assembler does not use labelled addressing, but assembles the absolute address given.


FIGURE 8-1. SOURCE LISTING.

### 8.2 PROGRAMMING CONSIDERATIONS.

### 8.2.1 Program Organization

Programs should be organized into two major areas:

- Prodecure area of executable code and data constants (never modified)
- Data area of program data and work areas whose contents will be modified.

The executable code and constant data section can be debugged as a separate entity, and then programmed into EPROM. The work area can be placed at any address in RAM, and that address does not have to be contiguous with the program code area, and can even be dynamically allocated by a Get Memory supervisor call of some kind. Even if the
program parts are loaded and executed together, the organization and debug ease are enhanced.

In this programming section all example programs are coded, with one exception, in this manner: the work area is the register set, which is arbitrarily fixed to a RAM address. The one exception, the Two-Terminal routine, is coded to reside entirely in RAM because the workspace is a part of the contiguous extent of code. This method of coding is used in RAM-intensive systems because the operating system need not manage workspaces as might be necessary in a system with very little RAM.

### 8.2.2 Executing TMS 9995 System Programs On the TMS 9995 EVM

On the TMS 9995 EVM, all interrupt and XOP vectors are programmed, and a linking scheme in RAM is used as detailed in subsection 8.9.

### 8.2.3 Required Use Of RAM In Programs

All memory locations that will be written to must be in RAM-type memory (this is important to consider when the program is to be programmed into EPROM. Areas to be located in RAM include all registers, as well as the destination operands of Format 1 instructions and the source operands of most Format 6 instructions.

For example, in the following source lines:

| MOV | $@>0700, @>E D 00$ | MOVE DATA |
| :--- | :--- | :--- |
| CLR | $@>E D 00$ | CLEAR MEMORY ADDRESS |
| ABS | $@>E D 00$ | SET TO ABSOLUTE VALUE |
| INCT | $@>E D 00$ | INCREMENT BY TWO |
| $S$ | R1, @ $>E D 00$ | >ED00 - R1, ANSWER IN >ED00 |

the address >EDOO will be written to; thus, it has to be in RAM.

### 8.3 PROGRAMMING ENVIRONMENT

The programming environment of a computer is loosely defined as the set of conditions imposed on a programmer by either the hardware or the system software or both, and the facilities available to the programmer because of the design of the hardware and software. The environment in which a program resides usually determines how that program is coded. The following paragraphs give explanations of the major areas of the TMS 9995 EVM from a programmer's point of view. Note that all program examples given are for a full assembler (e.g. SDSMAC) and not necessarily for the symbolic assembler. Thus labels can be used for reader comprehension.

### 8.3.1 Hardware Registers

The TMS 9900 family of processors are designed around a memory-to-memory architecture philosophy; consequently, the only hardware registers inside the processor affecting the programmer are the Workspace Pointer (WP) Register, the Program Counter (PC) Register, and the Status (ST) Register There are no dedicated accumulators or general purpose registers physically residing inside the microprocessor. All manipulation of data is accomplished by using these three registers as described below.

### 8.3.1.1 Workspace Pointer Register (Wp)

The Workspace Pointer is the register that holds the address of a sixteen-word area in memory; this memory area serves as a general-purpose register set. A memory area is designated as a workspace or general-purpose register set by loading the address of the first word (Register 0) of the 16 -word space into the WP Register. Thus, the programmer's register set is in memory, and can be referred to with register addressing, or if the WP value is known, with memory addressing. The registers are simply a d area in a program with the special privileges usually given to processor registers. This approach has several advantages for the programmer:

1. Register save areas need no longer be kept in programs, since the actual program registers are already in memory, and are maintained by the hardware during program linking by the use of a special class of instructions.
2. Program debugging is greatly enhanced, since the registers of questionable program remain intact in memory during debugging. The debug monitor has its own set of registers in memory, and there is no question of which of many program modules has tampered with the processor registers, since each program in question can have its own registers.
3. Recursive, re-entrant, and EPROM resident code is much easier to write, since program calls are handled by special instructions and new workspace areas, linked together by hardware, are available for use at each program call.
4. Linked-list structuring of workspaces is automatically done by hardware, reducing system software overhead.
5. Very fast interrupt handling is possible, since only three processor registers (WP,PC,ST)rather than a whole register set, are stored by the hardware during the interrupt, usually by a software instruction or routine.
8.3.1.2 Program Counter Register (PC)

The Program Counter (PC) Register holds the address of the next instruction to be executed by the processor. As such, it is no different than the PC in any other processor and is incremented while fetching instructions, unless modified by a program branch or jump, or during an interrupt sequence.

### 8.3.1.3 Status Register (ST)

The Status Register holds the processor status and is the only one of the three processor registers which has nothing to do with memory directly. It is divided into two parts:
(1) The status bits, which are set to reflect the attributes of data being handled by the processor.
(2) Interrupt mask, which governs the priority structure of interrupt processing.

The ST is organized as shown in Figure 8-2.

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { STO } \\ & \text { L> } \end{aligned}$ | $\begin{aligned} & \text { ST1 } \\ & \text { A> } \end{aligned}$ | $\begin{gathered} \text { ST2 } \\ \text { EO } \end{gathered}$ | $\begin{gathered} \text { ST3 } \\ \text { C } \end{gathered}$ | $\begin{aligned} & \text { ST4 } \\ & \text { OV } \end{aligned}$ | $\begin{aligned} & \text { ST5 } \\ & \text { OP } \end{aligned}$ | $\begin{gathered} \text { ST6 } \\ \mathrm{X} \end{gathered}$ | ST7 | ST8 | ST9$*$ | $\begin{gathered} \text { ST10 } \\ \text { OVEN } \end{gathered}$ | ST11 | ST12 | ST13 | ST14 | ST15 |
|  |  |  |  |  |  |  |  |  |  |  |  | INTERRUPT MASK |  |  |  |
| L> |  |  | LOGICALLY GREATER THAN |  |  |  |  |  | OV | 0 | ERFLO |  |  |  |  |
| A> |  | ARITHMETICALLY GREATER THAN |  |  |  |  |  | OP |  |  | ODD PARITY |  |  |  |  |
|  | EO | EQUAL |  |  |  |  |  |  | X |  | OVERFLOW ENABLE |  |  |  |  |
|  | c | CARRY |  |  |  |  |  |  | OVEN O |  |  |  |  |  |  |

FIGURE 8-2. STATUS REGISTER.

### 8.3.2 Address Space

The TMS 9995 microcomputer addresses 65,536 ( 64 K ) bytes of 8 -bits each. Although the data bus is 16 bits wide, and the instruction set is mainly word (l6-bit) oriented, the basic unit of address is a byte. The actual memory architecture is 32,768 ( 32 K ) words of two bytes each, and byte processing is accomplished within the processor after fetching a word from memory. Because the instruction set is mainly arithmetically oriented and usually operates on l6-bit words, view the address space as a collection of words, each containing two bytes.

### 8.3.3 Vectors (Interrupt and XOP)

Interrupt and XOP vectors are located beginning with address >0000, and extend through $>007 \mathrm{~F}$. The first part, addresses $>0000$ through $>0013$, contain the interrupt vectors. There are 7 prioritized interrupts. Level 0 is the highest priority, with a vector pair at $>0000$ and $>0002$. Level 4 is the lowest priority, with its vector pair at $>0010$ and $>0012$. Level 0 interrupt is synonomous with the RESET function. A vector pair consists of a workspace pointer and a program counter, both values identifying the interrupt program environment.

Before an interrupt can occur, the processor must recognize it as having an equal or higher priority than the interrupt mask in the Status Register. After a valid interrupt has occurred, the interrupt vector values are retrieved from memory, and the hardware equivalent of a BLWP instruction takes place.

There is one additional vector pair, at >FFFC and >FFFE, for the NMI interrupt. When signaled, this interrupt always occurs and cannot be
disabled by the Status Register interrupt mask. Note also that RESET being level zero, cannot be disabled, since its Status Register priority value of zero is always equal to or higher than any value in the interrupt mask field.

The XOP vectors work in a similar manner. Vector location begins at $>0040$ and extend through $>007 \mathrm{~F}$. These vectors are triggered by execution of the XOP instruction, with a number from 0 to 15. There are no priority-setting interrupts, and xOP service routines may freely execute other XOPs. One additional event occurs during the vector action: the source operand of the XOP instruction is evaluated as an address and placed in the new workspace Register 11. This provides a parameter to the XOP routine.

The EVMBUG monitor uses several XOPs for $I / O$ service from the terminal; some of these are available for the user, as explained in paragraph 8.2. In addition, the programmer may wish to program interrupt and $X O P$ vectors for special functions.

### 8.3.4 Workspace Registers

The actual workspace registers, in memory, provide general working areas for a program. Some registers can also be used for special purposes; these are listed in Table 8-2.

In general, Registers 2 to 10 are available for unrestricted use, although the programmer can use the reserved registers for other purposes if proper consideration is given.

One advantage of the workspace concept is that one program can request an almost unlimited number of register sets, or alternatively, every module in a program system can have at least one set of its own registers. Programs are usually written to take advantage of the benefits associated with program operands in registers.

TABLE 8-2. REGISTER RESERVED APPLICATIONS.

Register

0
Bits 12-15 ( Least significant nibble ) provide the shift count for shift instructions coded to refer to this register. Register 0 is also used for operands signed multiply and signed divide instructions. This register cannot be used for indexed addressing.

1 Used for operands of signed multiply and signed divide instructions.

11 Holds return address following execution of a BL instruction. During XOP service routine, it holds the resolved memory address of argument in XOP instructon.

12 CRU base address.
13 During BLWP, RTWP, interrupts and XOPs holds old WP contents.

14 During BLWP, RTWP, interrupts and XOPs holds old PC contents.

15 During BLWP, RTWP, interrupts and XOPs holds old ST contents.

### 8.4 LINKING INSTRUCTIONS

These instructions are of vital interest to a programmer, since they solve the problem of how to get in and out of a program. These instructions are:

- B BRANCH
- BL BRANCH with return link in Rll
- BLWP BRANCH, new workspace, return link in Rl3 to Rl5
- RTWP RETURN, uses vectors in R13 and R14
- XOP BRANCH, new workspace, vectors in low memory

Though not normally considered a program linking instruction, the BRANCH instruction can be used to link programs in a specific location, such as the start of EVMBUG. Since the Workspace Pointer is not affected by the instruction, program systems using this convention usually delegate the responsibility for establishing workspaces to each program. Thus, we may have branches to various programs, as shown in Figure 8-3. Note that each program sets up its own WP (LNPI instruction). The AORG and EQU directives are explained in paragraph 8.1 .


FIGURE 8-3. EXAMPLE OF SEPARATE PROGRAMS JOINED BY BRANCHES TO BRANCHES TO ABSOLUTE ADDRESSES.
8.4.1 BL (Branch and Link) Instruction

The BL instruction is designed mainly for the calling of subprograms with a convenient means of returning back to the calling program. Since the processor puts the address of the next instruction in Register ll (it effectively transfers the PC to Rll) before branching, the return path is established. To return (using the same workspace), simply execute a B *Rll (or RT instruction).

Note, however, that only one level of subroutine call is possible if only one workspace area is used, unless Register 11 is saved by the first subroutine wishing to branch and link to a second routine.


FIGURE 8-4. BRANCH AND LINK SUBROUTINE.

The BL subroutine can include XOP instructions to provide special services needed to accomplish the subroutine function, as in the following example :

CALLING PROGRAM

|  | RDNUM | XOP | R1, 13 | READ A CHARACTER |
| :---: | :---: | :---: | :---: | :---: |
| BL @RDNUM |  | CI | Rl , >3000 | IS IT BELOW A ZERO? |
|  |  | JL | RDNUM | YES, GO BACK |
|  |  | CI | R1, >3900 | IS IT ABOVE A NINE? |
|  |  | JH | RDNUM | YES, GO BACK |
|  |  | XOP | 41,12 | ECHO THE CHARACTER |
|  |  | B | *11 | RETURN |

The very simple routine shown above reads a character from the terminal and checks for a decimal digit 0-9. If the character is acceptable, it is echoed back to the terminal, and then control is returned to the calling program. If the character is unacceptable, the routine drops it and requests another; the bad character is not echoed to show the user that another character must be typed.

### 8.4.2 BLWP (Branch and Load Workspace Pointer) Instruction

This is the most sophisticated linking instruction. It causes a complete program environment change (context switch), automatically links the old workspace to the new, and also preserves the old processor status. As such, BLWP behaves in the same way as the interrupt sequence or $X O P$ sequence, and it is therefore possible to vector to an interrupt or $X O P$ service routine without actually causing an inter rupt or executing an XOP. For example, executing a BLWP ©0 will vector to the RESET interrupt handler, which if EVMBUG is resident, causes the user to set the baud rate and start EVMBUG.

The TMS 9995 is a linked-list rather than a stack machine. Programmers used to a stack for systems programming may need some readjustment of thinking, but the superior flexibility of linked-lists is simplified by the fact that the programmer can move nodes around, whereas in a stack, the nodes are fixed in Last-In First-Out (LIFO) order. The transition can be made easily, since the hardware completes program linking with the execution of one instruction, and very little effort is required on the part of the programmer.

There are two immediate possibilities to discuss in using the BLWP instruction. For simple subroutine linking the following is an example:

CALLING PROGRAM
ENTRY

SIJBROUTINE


Note the double word vector pointed to by the BLWP operand, the values of WPSUBA and PCSUBA. These two Data statements provide the memory addresses of these vectors. The latter (PCSUBA) is the entry point, and is well defined. However, the WP value is shown here without a definition. This raises a fundamental question: if there are many programs operating together (such as EVMBUG, possibly a user-written monitor, and a collection of application programs and subroutines), who is responsible for managing the workspaces? If each individual program is responsible, then the following definition would be added to the above subroutine:

WPSUBA
EQU
$>$ ED 70

Note that this defines WPSUBA as M.A. $\operatorname{CED70}$, and ties down one area of memory to the subroutine; no other program in the system can call this subroutine without chancing some conflict by using the same workspace. Thus, the memory area is reserved for one subroutine.

A second approach is to code a value which is designated as a common workspace for whichever program is in control at the time. In the EOU statement above, the value could be (by agreement) the common workspace. This implies that there are now two entities:
(1) The reserved workspace, which must be carefully mapped out ahead of time so that there is no overlap.
(2) The common workspace (of which there may be more than one), whose status is such that any program can use it when it is not already in use.

NOTE: The previous discussion assumes that the program code is in EPROM. If the code is to be executed from RAM, then writing the program is simple: put the workspace at the end of the program as a data area.

In either case, the user is responsible for partitioning his memory so that user-defined workspaces do not overlap or interfere with EVMBUG or the XOPs defined by EVMBUG, or with each other.

### 8.4.3 RTWP (Return With Workspace Pointer) Instruction

The RTWP instruction can be used to both return from a program, and to
link to a program. Because the instruction reloads the processor WP, PC, and ST Registers from Norkspace Registers 13, 14, and 15, the contents of these registers govern where control will go. If those registers were initialized by a BLWP instruction, then the action can be seen as a Return; if special values are placed in these registers, the action can be viewed as a subroutine call. Program calls are not limited to a nesting structure, as in stack architecture, but are generalized so that chains and even rings may be formed. The EVMBUG monitor uses the RTWP instruction in this manner: using the "IR" command, the user fills EVMBUG's registers 13,14 , and 15 . Using the "EX" command causes EVMBUG to execute a RTWP instruction using the values in these registers.

Since the RTWP does not affect the new workspace at all, there is no way for the called program to return to the caller, unless the caller had initalized the new workspace registers before executing the RTWP. This type of program transfer is in a "forward" direction only, and is usually suitable only for a monitor program in a fixed location, such as EVMBUG.

### 8.4.4 XOP (Extended Operation) Instruction

The XOP instruction works almost like a BLWP instruction, except that the address containing the double-word vector area is between $>0040$ and $>007 \mathrm{~F}$, and is selected by an argument of from 0 to 15 , and that register 11 of the new workspace is initialized with the fully resolved address of the first operand of the XOP instruction. This means that if the operand is a register, the actual memory address is computed and placed in the new register 11.

The XOP instruction is meant as a "supervisor call" or special function operation. As such, a programmer might wish to implement routines which perform some standard process, such as a character string search.

EVMBUG supplies definitions for XOPs 8 through 15, leaving 0 through 7 available for the user. XOPs 0 through 7 are programmed as described in paragraph 8.9.

### 8.4.5 Linked-Lists

A linked-list is a system of data organization wherein a collection of related data, called a node, contains information which links it to other nodes. A prime example is a workspace register set. It contains 16 words of data. If there are many workspaces present at one time connected by BLWP instructions, then every register 13 will contain the address of the previous workspace, forming a linked list. At the
same time, the BLWP also places the previous Program Counter value in Register 14, providing a means of returning back to the previous program environment.

For example, the "XE" or execute EVMBUG command uses the RTWP instruction to begin program execution of the WP, PC and St Registers values in current Registers 13, 14 and 15. The "IR" or Register Inspect/Change EVMBUG command can be used to set up these registers prior to the execute command. In the example in Figure 8-5, program PGMA is executed using the EVMBUG "EX" command; it later gives control to program PGMB using the BLWP command. In doing so, the processor forges links back to PGMA by placing return WP, PC and ST values in Registers 13, 14 and 15 of PGMB. Likewise, PGMB branches to PGMC with return links to PGMB forged into Rl3 to Rl5 of PGMC. Each can return to the previous program by executing an RTWP instruction, and the processor can travel up the linked list until PGMA is reached again.


FIGURE 8-5. LINKED-LIST EXAMPLE.

### 8.5 COMMUNICATIONS REGISTER UNIT (CRU)

The CRU is an instruction (software) driven bit-oriented I/O interface that is separate from the memory interface. The CRU of the TMS 9995 can directly address, in bit fields of one to sixteen bits, up to 32768 input bits and 32768 output bits.

8.5.1. CRU Addressing

The CRU bit address is the value as seen on address lines A0 to Al4. These 15 lines allow addresses from 0 to 32767 . In other words, the CRU bit addressing scheme allows the user to addresss up 32768 distinct CRU entities (CRU "bits"). For example, the large address decoder monitoring these lines could enable up to 32768 devices through the Address Bus. CRU bit addresses for CRU devices on the TMS 9995 EVM are listed in Table 8.3.

TABLE 8-3. TMS 9995 EVM BOARD PREDEFINED CRU ADDRESSES.

CRU Bit Address
( Address Lines ) CRU Base Address

( A0 to Al4) $\quad$| (Rl2 Bits 0-15) |
| :--- |

| TMS 9902, Main I/O (lower half) | 0000 | 0000 |
| :--- | :--- | :--- |
| TMS 9902, Main I/O (upper half) | 0010 | 0020 |
| TMS 9902, Auxiliary I/O (lower half) | 0200 | 0400 |
| TMS 9902, Auxiliary I/O (upper half) | 0210 | 0420 |
| 9995 CRU Flag Register | 0 F78 | 1EF0 |
| 9995 MID Flag | 0 FED | $1 F D A$ |

### 8.5.1.1 CRU Bit Address And Register 12

When any of the five CRU instructions is executed, the CRU bit address plus a displacement (TB, SBO and SBZ only) are active on address lines A0 to Al4. This address is obtained from 15 bits of Register 12 (Rl2), bits 0 through 14. Note that only 15 of the 16 bits of R12 are used, with bit 15 ignored.


FIGURE 8-6. CRU ADDRESS IN REGISTER 12 vS ADDRESS BUS LINES.

Because bit 15 of Rl 2 is not used, some confusion can result while programming. Instead of loading the CRU address in bits 1 to 15 of Register 12, e.g., LI Rl2,>0200 to address the Port 2 TMS 9902 at CRU address $>0200$, the programmer must shift the base address value one bit to the left so that it is in bits 0 to 14 instead of bits 1 to 15 . Several programming methods can be used to ensure this correct placement, and all of the following examples place the TMS 9902 bit address of $>0200$ correctly in Rl2:
(1) LI Rl2,>0400
(2) LI Rl2,>0200*2
(3) LI Rl2, $>0200$ SLA R12,1

PLACES 200 IN BITS 0 TO 14
MULTIPLY BASE ADDRESS BY 2 (NOT RECOGNIZED BY LINE-BY-LINE ASSEMBLER)

BASE ADDRESS IN BITS 1 TO 15
SHIFT BASE ADDRESS ONE BIT TO LEFT

From a programming standpoint, it may be best to view addressing of the CRU through the entire 16 bits of Pl2. In this context, blocks of a maximum of 16 CRU bits can be addressed, and in order to address an adjacent l6-bit block, a value of $>20$ must be added or subtracted from Rl2. For example, with R12 containing $>0000$, CRU bits $>10$ to $>1 F$ can be addressed by adding $>20$ to R12.

### 8.5.2 CRU Instructions

The five instruction that use the CRU interface are:

| - LDCR | Place the CRU bit address on address lines A0 to <br> Al4. Load from memory a pattern of 1 to 16 bits |
| :--- | :--- |
| and serially transmit this pattern through the |  |
| CRUOUT pin of the TMS 9995. Increment the address |  |
| on A0 to Al4 after each CRUOUT transmission. |  |

Place the CRU bit address plus the instruction's signed displacement on address lines A0 to Al4. Sample the CRUIN pin of the TMS 9935 and place the bit read into $S T 2$, the equal b: of the Status Register.

### 8.5.3.1 CRU Multibit Instructions

The two multibit instructions, Load Communications Register (LDCR) and Store Communications Register (STCR) address the CRU devices by placing bits 0 through 14 of CRU bit address Register 12 on address lines A0 through Al4. The first operand addresses the source field or receiving field, and the second operand supplies the length of the operation.

If the length is coded as from 1 through 8 bits, only the left byte of the source or receiving field takes part in the operation, and bits are shifted in or out from the least significant bit of that left byte. Thus, an instruction: LDCR R2,l: outputs bit 7 of R2 to the CRU at the address derived from Register 12. An instruction : STRC R5,2: would receive two bits of data serially and insert them into bit 7 and
then bit 6 of Register 5. The CRU address lines are automatically incremented to address each new CRU bit, until the required number of bits are transferred. In an STCR instruction, unused bits of the byte or word are zeroed. In this last example, bits 0-5 are zeroed; the right bit is unaffected.

An LDCR loads the CRU device serially from memory. An STCR stores data into memory obtained serially from the addressed CRU device. Figures 8-7 and 8-8 show this operation graphically.

LI R12,>200 LOAD CRU BASE ADDRESS >100 IN BITS 4 TO 14 OF R12
LDCR R5,6 6 BITS TO CRU


FIGURE 8-7. LDCR INSTRUCTION.

## 21

R12, $>120^{*} 2$
LOAD CRU BASE ADDRESS $>120$ IN BITS 4 TO 14 OF R12
STCR
R4,10
10 BITS FROM CRU TO R4

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

$>020 \mathrm{C}$
$>0240$
$>0240$
$>3684$


FIGURE 8-8. STCR INSTRUCTION.

### 8.5.3.2 CRU Single-bit Instructions

The three single-bit instructions are (1) Set Bit To Zero (SBZ), (2) Set Bit To One (SBO), and Test Bit (TB). The first two are output instructions, and the last is an input instruction. All three instructions have only one operand, which is an eight-bit displacement to be added to the contents of Rl2 to provide the address for the desired bit. The SBZ instruction sets the addressed bit to zero (CRUOUT of zero), and the SBO instruction sets the addressed bit to one (CRUOUT of one). The TB instruction reads the addressed bit (samples CRUIN) and places it directly into bit 2 (EQ) of the Status Register for testing with JEQ and JNE instructions.

The displacement is treated as a signed, eight-bit number, and thus, has a range of values of -128 to +127 . This number is added to the CRU
bit address derived from bits 0 to 14 of Register 12 , and the result is placed on the address lines. This process is illustrated in Figure 8-9.

Notice that after execution of a TB instruction, A JEQ instruction will cause a jump, if the bit value is a one, and the JNE will cause a jump if a zero.


FIGURE 8-9. ADDITION OF DISPLACEMENT AND Rl2 CONTENTS TO CRU BIT ADDRESS.

### 8.6 DYNAMICALLY RELOCATABLE CODE

Most programs written for the TMS 9995 will contain references in memory. These references are given by means of a symbolic name preceeded by an at (@) sign. Examples are: @>ED00 (memory address >EDOO, recognized by the LBLA) or, @SUM (recognized by a symbol-reading assembler, not the LBLA).

For example, a short program, located at M.A. >0900 to >090F, adds two memory addresses, then branches to the monitor:

| 0900 | MOV | $@>090 \mathrm{C}, \mathrm{Rl}$ <br> 0904 | A |
| :--- | :--- | :--- | :--- |

In this program, a number in EPROM is moved to a register in RAM, and another number in EPROM is added to that register (the destination of an add must be in RAM in order for the sum to be written into it). If it is desired to move this entire program to another address (such as to RAM for debugging purposes to allow data changes as desired), then the locations in the code must be changed to reflect the new addresses. For example, to relocate the above example to start at address $>$ EDOO, each of the addresses of the numbers must be changed before the program can execute; otherwise, the program will try to access numbers in M.A. >090C and $>090 \mathrm{E}$ When they have been relocated to M.A. $>E D O C$ and $>E D 0 E$ respectively.

For a variety of reasons, it may be advantageous to have code that is "self-relocating"; that is, it can be relocated anywhere in memory and execute correctly. Such "position-independent" or "dynamic-relocating" code is of great advantage when the code is programmed into EPROM, since the EPROMs can be installed in any socket, responding to any address, and the program will still execute correctly. Such programs are possible with the TMS 9995 EVM by merely beginning the program with the code segment shown below (Register 10 is used in the following examples) Thereafter, memory addresses can be indexed, relative to the beginning of the program (using Rl0 at the Index Register, in this case). This code is shown in Figure 8-10.

Memory Address

|  | 0000 | START | LWPI | FE00 |
| :--- | :--- | :--- | :--- | :--- |
|  | 0004 |  | LI | Rl0,START |
|  | 0008 |  | JEQ | RELOC |
| Base |  |  |  |  |
| Register | 000 A |  | CLR | Rl0 |
| Setup | 000 C |  |  |  |
|  | 000 E | RELOC | JMP | STARTX |
|  | 0012 |  | BL | R10,>045B |
|  | 0014 | RELOCX | AI | Rl1,START- |
|  |  |  |  | RELOCX |
|  | 0018 |  | MOV | Rll,R10 |


|  | 001 E | STARTX | MOV | $\begin{aligned} & @>001 A(\mathrm{Rl} 0) \\ & \mathrm{Rl} \end{aligned}$ | MOVE FIRST NUMBER TO R1. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Relocatable | 0012 |  | A | $\begin{aligned} & @>001 \mathrm{C}(\mathrm{R} 10, \\ & \mathrm{R} 2 \end{aligned}$ | ADD 2ND NUMBER TO Rl, ANSWER IN RI. |
| Program | 0016 |  | B | @ $>0080$ | RETURN TO MONITOR. |
|  | 001A |  | DATA | 100 | FIRST NUMBER. |
|  | 001 C |  | DATA | 200 | SECOND NUMBER. |

FIGURE 8-10. EXAMPLE OF PROGRAM CODING ADDED TO MAKE (CODING) RELOCATABLE.

This coding first sets up a program base register which computes the address of the beginning of the program. This is accomplished by:

- Establishing the beginning workspace register address with LWPI.
- Placing the opcode for the instruction: B *Rll in the designated index register address (Rl0 above).
- Executing a branch and link to Rl0; this places the address of the next instruction following BL Rl0 into Register ll; a branch of Rlo means a return indirect through Rll.
- Computing the beginning address of the program by subtracting >10 from the address in Register ll.
- Moving this beginning address to Rl0, allowing Rll to be further used as a linking register.
- Indexing all future relocatable addresses using R10.

There are several considerations. Absolute addresses (e.g., beginning of monitor at $>0080$ ) need not be indexed, and other types of memory indexing should consider the contents of the base register; it may be necessary to add the contents of the base register to another indexing register. Also, an immediate load of an address into a register will require that the base address in the index register be added to the register. For example:

| LI | R2, $>0980$ | ADDRESS OF VALUES IN R2 |
| :--- | :--- | :--- |
| A | R10,R2 | ADD BASE ADDRESS |

Figure $8-11$ is an example of a program that searches a table of numbers for a value. The example shows both relocatable and non-relocatable code for comparison. Symbolic addressing is used.


FIGURE 8-11. EXAMPLES OF NON-RELOCATING CODE AND SELF-RELOCATING CODE.

Great care must be taken with B, BL, and BLWP. If linking to other modules is needed, these modules must be part of a system which is linked together by the linker program (e.g., TXLINK on the Fs990
system $_{\theta}$ for example), and all modules must be coded as self-relocating.

When programming the EPROMs, the code must be loaded so that the address START has the value zero, i.e., the code must appear biased at location $>0000$.

### 8.7 PROGRAMMING HINTS

In any programming environment there are several ways to accomplish a task. Table 8-4 contains alternate coding practices; some have an advantage over conventional coding.

TABLE 8-4. ALTERNATE PROGRAMMING CONVENTIONS.

Purpose
Compare register contents with 0
Increment a register by 4
Access old workspace registers

## Swap two

 registersClear a register

Conventional
Code
CI RX,O
INCT RX
INCT RX

| MOV | RX, RHOLD |
| :--- | :--- |
| MOV | RY, RX |
| MOV | RHOLD, RY |
| CLR | RX . |

Alternate
Code
MOV RX $\mathrm{RX}^{\prime}$
C *RX+,*RX+ Saves one word.
MOV @N(R13),R1

Alternate Code Advantages

Saves one word.
$N$ is twice the number of the old register wanted.
Saves a register ( ${ }^{\text {RHOLD }}$ " not needed) 。
None.

The EMVMBUG monitor provides a starting point for the programmer to consider when looking for program examples. The monitor contains some basic user facilities, and the user will probably enter and exit programs through EVMBUG.

### 8.8.1 Program Entry and Exit

To execute a program under EVMBUG, use the "IR" and "EX" commands, as explained in Section 5 of this manual.

Exit from a program to EVMBUG can be through: B @>0080. EVMBUG will print the prompting question mark. Note that the power-up initialization routine is not entered; instead, control goes directly to EVMBUG's command scanner.
8.8.2 I/O Using Monitor XOPs

### 8.8.2.1 Character I/O

Four XOPs deal specifically with character I/D:

| - Echo Character | XOP 11 |
| :--- | :--- |
| - Write Character | XOP 12 |
| - Read Character | XOP 13 |
| - Write Message | XOP 14 |

The echo (XOP 11) is a read character (XOP 13), followed by a write character (XOP 12). The following code reads in a character from a terminal. If an $A$ or $E$ is found, the character is written back to the terminal and program execution continues; otherwise, the program loops back, waiting for another keyboard entry:

| GETCHR | XOP | Rl, 13 | READ CHARACTER |
| :--- | :--- | :--- | :--- |
|  | CI | Rl, $>4100$ | COMPARE RI TO ASCII "A" |
|  | JEQ | OK | IF "A" FOUND, JUMP |
|  | CI | Rl, $>4500$ | COMPARE RI TO ASCII "E" |
|  | JEQ | OK | IF "E" FOUND, JUMP |
|  | JMP | GETCHR | RETURN TO READ ANOTHER CHAR |
|  | OK | RI,12 | WRITE CHARACTER AS ECHO |

XOP 14 causes a string of characters to be written to the terminal. Characters are written until a byte of all zeroes is found.

XOP 13 reads one character and stores it into the left byte of a word; the right byte is zero filled. The previous coding example could also have been completed with the following: OK XOP RI.14

Instructions are written in uninterrupted form; thus, messages should be grouped in a block separated from the continuous executable code. Each message must be delimited by a byte of all zeroes:
**MESSAGES

| CRLF | BYTE | >0D |
| :---: | :---: | :---: |
| LF | BYTE | $>0 \mathrm{~A},>00$ |
| MSG1 | TEXT | 'BEGIN PGMA ${ }^{\text {a }}$ |
|  | BYTE | 0 |
| MSG2 | TEXT | ${ }^{5}$ END PGMA ${ }^{\text {c }}$ |
|  | BYTE | 0 |
| MSG3 | TEXT | \# ERRORS (IN HEX) : ${ }^{\text {¢ }}$ |
|  | BYTE | 0 |
| MSG4 | TEXT | 'ERROR EXP VALUE= |
|  | BYTE | 0 |
| MSG5 | TEXT | ",RCV VALUE= ${ }^{\text {, }}$ |
|  | BYTE | 0 |

Note in the preceeding example, that if it is desired to send a carriage return and a line feed, use the following: XOP @CRLF,14. If only a line feed is wanted, use: XOP @LF,14.

### 8.8.2.2 Hexadecimal I/O

Three XOPs handle hexadecimal numbers:

$$
\begin{array}{ll}
\text { - Write one hexadecimal character } & \text { XOP 8 } \\
\text { - Read a four-digit hexadecimal word } & \text { Xop } 9 \\
\text { - Write four hexadecimal characters } & \text { Xop } 10
\end{array}
$$

Using the message block in paragraph 8.8.2.1, an example code segment might be:

| *ERROR | ROUTINE |  |  |
| :--- | :---: | :--- | :--- |
| ERROR | XOP | @MSG4,14 | START ERROR LINE |
|  | XOP | R1,10 | PRINT CORRECT EXPECTED VALUE |
|  | XOP | @MSG5,14 | MORE ERROR LINE |
|  | XOP | R2,10 | PRINT ERRORED RCV VALUE |
|  | XOP | @CRLF,14 | DO CARRIAGE RETURN/LINE FEED |
|  | XOP | @LF,14 | ONE MORE LF FOR DOUBLE SPACE |

XOP 8 is actually called four times by XOP 10, after positioning the next digit to be written into the least significant four bits of the Work Register.

The following shows how to input values to a program by asking for inputs from the terminal:

| GET | XOP | R4,9 | CALL TO GET HEX \# ROUTINE |
| :---: | :---: | :---: | :---: |
|  | DATA | NULL, ERROR | NO INPUT/BAD INPUT ADDRESSES |
| OK | A | R3, R4 | ADD OLD NUMBER IN |
|  | JMP | XXX | CONTINUE PROGRAM |
| NULL | LI | R4, >3AFl | LOAD DEFAULT VALUE |
|  | XOP | @DEFMSG,14 | PRINT DEFAULT MESSAGE |
|  | JMP | OK |  |
| ERROR | XOP | @ERRMSG,14 | PRINT ERROR MSG |
|  | JMP | GET | TRY AGAIN |
|  | -• | - |  |
| DEFMSG | TEXT | - DEFAULT US |  |
|  | BYTE | 0 |  |
| ERRMSG | TEXT | 'ERROR: US | A-F ONLY ${ }^{\text {- }}$ |
|  | BYTE | 0 |  |

Note that the XOP 9 routine stores only the last four digits typed before the termination character (delimiter) is typed. This means if a wrong number is entered, continue typing until four correct digits are entered; then type a delimiter (space, carriage return, or minus sign). Typing fewer than four digits total (but at least one digit) causes leading zeroes to be inserted. Typing only a delimiter gives control to the first address following the XOP, and typing an illegal character at any time causes control to go to the address specified in the second word following the XOP call.

### 8.9.1 Interrupt and XOP Linking Areas

When an inter rupt or XOP instruction is executed, program control is transferred using the WP and PC vectors located in lower memory. Interrupt vectors are contained in memory addresses >0000 to >0013; and XOP vectors are contained in memory addresses $>0040$ to $>007 \mathrm{~F}$. User-available interrupt and XOP vectors are preprogrammed in the EPROM chip with WP and PC values that allow the user to implement interrupt service routines (ISRs) and XOP service routines (XSRs). This includes programming an intermediate linking area as well as the ISR or XSR code.

When an interrupt or XOP is executed, it first passes control to the vectors which point to the linking area. The linking area directs execution to the actual ISR or XSR. The linking areas are shown in Table 8-5. The linking area is designed to leave as much space free as possible when not using all the interrupts. that is, the most frequently used areas are butted up against EVMBUG area, while the least frequently used areas extend downward into RAM.

Return from the $I S R$ or $X S R$ is through return vectors in Rl3, Rl4, and Rl5 at the ISR or XSR workspace and at the linking area workspace.

How to program these linking areas is explained in the following paragraphs.

### 8.9.1.1 Interrupt Linking Areas

When one of the programmable interrupts (INT1 - INT4) is executed, it traps to an interrupt linking area in RAM. Each linking area consists of six words (12 bytes) as shown in Figures 8-11 and 8-12. The first three words contain the last three registers of the called interrupt vector workspace (R13, Rl4, and Rl5). The second three words, located at the interrupt vector $P C$ address, are intended to be programmed by the user to contain code for a BLWP instruction, a second word for the BLWP destination address, and an RTWP instruction code (all three words to be entered by the user). When the ISR is completed, control returns to this linking area's three registers (Rl3-R15), then the BLWP instruction (at the PC vector address) is executed using the M.A. provided by the user. The BLWP instruction consists of two words, the BLWP operator and the destination address; the destination address points to a two-word area also programmed by the user.

TABLE 8-5. PREPROGRAMMED INTERRUPT AND USER XOP TRAP VECTORS.

NOTE: Interrupt 4 is used by the timers at the TMS 9902.

| Memory Address. | Interrupt | WP | PC |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 0000 | INT0 | EC00 | 022E |
| 0004 | INT1 | F0D6 | F0F0 |
| 0008 | INT2 | F0CA | F0EA |
| $000 C$ | INT3 | F0BE | F0DE |
| 0010 | INT4 | FOB2 | FOD2 |

Memory Address Interrupt
WP $\quad$ PC

| 0040 | XOP0 | $F 0 A C$ | $F 0 B E$ |
| :--- | :--- | :--- | :--- |
| 0044 | XOP1 | $F 09 E$ | $F 0 B 0$ |
| 0048 | XOP2 | F090 | F0A2 |
| $004 C$ | XOP3 | F082 | F094 |
| 0050 | XOP4 | F074 | F086 |
| 0054 | XOP5 | F066 | F078 |
| 0058 | XOP6 | F058 | F06A |
| 005 C | XOP7 | F04A | F05C |

TABLE 8-6. INTERRUPT AND USER XOP LINKING AREAS.

MEMORY

| ADDRESS | O-1 | 2-3 | 4-5 | 6-7 | 8-9 | A-B | C-D | E-F |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| F050 |  |  |  |  |  |  |  |  |  |
| F060 | XOP7 | XOP7 | XOP7 | XOP7 | XOP7 | XOP6 | XOP6 | XOP7 |  |
| F070 | XOP6 | XOP6 | XOP6 | XOP6 | XOP5 | XOP5 | XOP5 | XOP65 |  |
| F080 | XOP5 | XOP5 | XOP5 | XOP4 | XOP4 | XOP4 | XOP4 | XOP4 |  |
| F090 | XOP4 | XOP4 | XOP3 | XOP3 | XOP3 | XOP3 | XOP3 | XOP3 |  |
| F0A0 | XOP3 | XOP2 | XOP2 | XOP2 | XOP2 | XOP2 | XOP2 | XOP2 |  |
| F0B0 | XOP1 | XOP1 | XOP1 | XOP1 | XOP1 | XOP1 | XOP1 | XOP0 |  |
| F0C0 | XOP0 | XOP0 | XOP0 | XOP0 | XOP0 | XOP0 | INT4 | INT4 |  |
| F0D0 | INT4 | INT4 | INT4 | INT4 | INT3 | INT3 | INT3 | INT3 |  |
| F0E0 | INT3 | INT3 | INT2 | INT2 | INT2 | INT2 | INT2 | INT2 |  |
| F0F0 | INT1 | INT1 | INT1 | INT1 | INT1 | INT1 |  |  |  |

Return from the interrupt service routine is through the RTWP instruction (routines's last instruction). This places the (previous) WP and PC values at the time of the BLWP instruction (in the six-word linking area) into the WP and PC registers. The RTWP code that follows the BLWP instruction will now be executed, causing a second return routine to occur, this time to the interrupted program using the return values in R13, R14, and Rl5 of the interrupt link area. This is shown graphically in Figure 8-12.


FIGURE 8-12. INTERRUPT SEQUENCE.

$$
8-33
$$

Each interrupt linking area is set up so that it can be programmed in this manner. In summary, each six-word linking area can be programmed as follows:

- Determine the location of the linking area, as shown by the WP and PC vectors in Table 8-4.
- The PC vector will point to the last three words of the six-word area. The user must program these three words respectively, with $>0420$ for a BLWP instruction, the address (BLWP operand) of the 2-word vector pointing to the interrupt service routine, and $>0380$ for an RTWP instruction, as shown in Figure 8-13.
- At the vector address for the BLWP operand, place the WP and PC values respectively of the inter rupt handler.


FIGURE 8-13. SIX-WORD INTERRUPT LINKING AREA.

Coding to program the linkage to the interrupt service routine is as follows (sample only):

| *PROGRAM POINTER TO | INTI SERVICE ROUTINE FOLLOWING BLWP INSTRUCTION |  |  |  |
| :---: | ---: | :---: | :---: | :---: | :---: | :---: |
| AORG | $>$ FFEA | INT1 PC VECTOR ADDRESS |  |  |
| DATA | $>0420$ | HEX VALUE OF BLWP OP CODE |  |  |
| DATA | $>E D 00$ | LOCATION OF 2-WORD VECTORS TO ISR (EXAMPLE) |  |  |
| DATA | $>0380$ | HEX VALUE OF RTWP OP CODE |  |  |


| *PROGRAM POINTER TO <br> (EXAMPLE) | 2-WORD VECTORS TO INTERRUPT SERVICE ROUTINE |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| AORG | >ED00 |  |  |  |
| DATA | >EE00 | WP OF INTERRUPT SERVICE ROUTINE (EXAMPLE) |  |  |
| DATA | >ED04 | PC OF INTERRUPT SERVICE ROUTINE (EXAMPLE) |  |  |

*INTI ISR FOLLOWS (BEGINS AT M.A. >EDO4)

The interrupt service routine which begins at M.A. >EDO4 will terminate with an RTWP instruction.

### 8.9.1.2 XOP Linking Area

The XOP linking area contains seven two-byte words. The first, second, and the fourth words must be programmed by the user. Each XOP vector pair contains the pointer to the new WP in the first word, and a pointer to the new PC in the second word. These point to the first instruction to be executed..

In the seven-word XOP linking area, the first word is the destination of the XOP PC vector. The last three words are the final three registers (R13, Rl4, and Rl5) of the linking area workspace which will contain the return vectors back to the program that called the XOP. The third word of the seven-word area is Rll, which contains the parameter being passed to the XOP service routine. This is shown in Figure 8-14.


FIGURE 8-14. SEVEN-WORD XOP INTERRUPT LINKING AREA.

For example, when XOP2 is executed, the PC vector points to the BLWP instruction shown at M.A. $>$ FOA2 in Figure 8-14. This executes, transferring control to the pre-programmed WP and PC values at the address in the next word (YYYY, as shown in Figure 8-14). To obtain the parameter passed to Rll of the vector $W P$ (M.A. $>F 0 A 6$ in Figure 8-13), use the following code in the XOP service routine:

> MOV *Rl4+,R1 MOVE PARAMETER TO R1

This moves the parameter to Rl from the old Rll (the old PC value in R14 was pointing to this address following the BLWP instruction immediately above it, effectively to Rll), and increments the XOP
service routine PC value in its Rl4 to the RTWP instruction at M.A. $>F O A 8$. Thus, an RTWP return from the XOP service routine will branch back to the RTWP instruction at memory address $>$ F0A8, which returns control back to the instruction following the XOP.

In summary, the seven-word XOP linking area can be programmed as follows :

- Determine the value of the PC vector for the XOP, as shown in Table 8-4.
- The PC value will point to the first word of the seven-word linkage area. The user must program three of the first four words of this area as follows: $>0420$ for a BLWP instruction, the address of the two-word vector that points to the XOP service routine, ignore the third word, and, >0380 for an RTWP instruction in the fourth word.
- At the address of the BLWP destination in the second word, place the WP and PC values respectively to the XOP service routine.

An example of coding to program the XOP linkage for XOP2, as shown in Figure 8-14, is as follows:

* PROGRAM POINTER TO XOP SERVICE ROUTINE AT XOP2 LINK AREA

AORG $\quad>F F 5 A \quad$ XOP2 PC VECTOR ADDRESS DATA $>0420$ HEX VALUE OF BLWP ADDRESS
DATA $\quad>$ FAOO LOCATION OF 2-WORD VECTORS TO XSR (EXAMPLE) DATA $0 \quad$ IGNORE
DATA $\quad>0380$ HEX VALUE OF RTWP CODE

* PROGRAM POINTER TO 2-WORD VECOTRS TO XOP2
* SERVICE ROUTINE (EXAMPLE)

AORG $\quad>$ FAOO LOCATION OF VECTORS
DATA $\quad>F B 00$ WP OF XOP SERVICE ROUTINE (EXAMPLE)
DATA $>$ FAO 4 PC OF XOP SERVICE ROUTINE (EXAMPLE)

* XSR CODE FOLLOWS (BEGINS AT M.A. >FAO4)

At the XOP service routine, the following code uses the $P C$ return value (in Rl4 of the XOP service routine workspace) to obtain the parameter in Rll (in the link area), as well as set the return PC value in R14 (in the XOP service routine workspace) to the RTWP in the link area:

$$
\begin{array}{ll}
\text { MOV } \quad * R 14+, R 1 \quad \text { MOVE OLD R11 CONTENTS } \\
& \text { TO R1 OF XOP SERVICE ROUTINE }
\end{array}
$$

Now, Rl4 points to the RTWP instruction in the link area. The last instruction in the XOP service routine is RTWP. RTWP execution causes a return to the link area, where a second RTWP executes, returning control to the next instruction following the XOP.

### 8.10 TMS 9995 INTERVAL TIMER INTERRUPT PROGRAM

A Detailed discussion as to how the TMS 9995 Decrementer is configured to act an interval timer can be found in the TMS 9995 Data Manual.

There are several possible sequences of coding that can program and enable the Interrupt 3 interval timer, and since the timer has a maximum period of 87.25 milliseconds before issuing an interrupt, the programmer must decide whether to set the interval period in the calling program or in the code handiing the interrupt. If the interrupt period desired is longer the 87.25 milliseconds then it may be advantageous to reset the timer in the interrupt subroutine, which also triggers the interrupt and returns control back to the interrupted program. In any case, the timer must be initially set and triggered following the general sequence below.

1. Set Flag Register CRU address for the TMS 9995 in bits 0 to 14 of Rl2.
2. Set up the Interrupt 3 linking area.
3. Set the Status Register interrupt mask to a value of 3 or greater.
4. Set the 9995 RAM address for the Decrementer to the value of the interval desired (bits 0 to 15).
5. Set the 9995 FLAG1 to 1 to enable the Decrementer countdown.

The TMS 9995 Decrementer decrements the value set in Step 4 at the rate of 1 every 4 clock cycles (approximately 750 K Hz with a 3 MHz clock). The maximum interval register value of all ones in 16 bits $(65,535)$ takes approximately 87.25 milliseconds to decrement to zero.

The code in Figure $8-15$ is an example of a code to set up and call the TMS 9995 interval timer and also the code of the interrupt handing subroutine. Note that the calling program first clears the counting register (RO) of the interrupt workspace, then it sets up the interrupt masks at the 9995 after setting the CRU address of the 9995 Flag Register in Rl2. Then the calling program sets an initial value in the timer register. Because the desired output on the terminal is a message every 15 seconds, the miminum 9995 decrement count program is set up in the calling program while the interrupt handler routine is responsible for tabulation and clearing of interrupts after they occur. The handler keeps track of the number of intervals to determine the 15 second count.

At the bottom of the figure is the interrupt linking area. Since all the code in this figure is loaded as if at absolute memory address values (using the AORG assembler directive), data statements are used here at the appropriate memory address. This program can be loaded and executed by placing the machine-language assembler output in the third column at the address shown in the second column. Then execute with the program start at memory address >EDOO.

The TMS 9995 can also be used as an event timer by starting the counter at the beginning of an interval and reading the counter after the event has occurred.


FIGURE 8-15. EXAMPLE OF CODE TO RUN TMS 9995 INTERVAL TIMER. (1 of 2)

$$
8-41
$$

```
0052 EE16 0300
    EE18 0003
0053 EE1A 1D01
0054 EE1C 0380
OO55 EE1t 2FAO
    EE20 EE28
0056 EE2C 04CO
0057 EE24 0460
    EEZG EEO4
0058 EF2% 31
    EEZG
    EE2G 53
    EE2C 45
    EEZ0 43
    EE?E 4F
    EEZF 4E
    EE30 44
    EE31 53
    FF32 20
    Et3348
    Et34 41
    EE3S S6
    tt3t 45
    EE37 20
    EF3% 45
    EE3G 4C
    EE3A 41
    EES% 50
    EE3C 53
    EE 31: 4S
    EF3E 44
    EE3F 2F
0059 Eヒ4U 0707
O0S? EENU 0707
OODO EF4C UO
    EE45 OA
    EF4O
    EE47 00
    0061
    0062
    0063
0064 FODL 
0064 FODL 
    OOOG FOEO EEOO
    0067 FCEZ OS80
0008
NO EKKOHS.
MO
LIMI 3 R NEENAULE THE GOG5 INTS 
*--\infty--\infty-\infty-* (
    BKG >FGDF BEGIN ASSEMBLY AT M.A. >FOOE
    DAIA >0420 BLWP INSTKUCTION COOE
    DATA >EE0O BLWP VECTORS LOCATION
    DATA >0380 RTNP INSTRUCTICN CODE
    O NAKNINGS
```


### 8.11 MOVE BLOCK FOLLOWING PASSING OF PARAMETERS

The coding in Figure $8-16$ is an example of a called subroutine that will move a block of data from one location to another. The three parameters of (1) Move-From-Address, (2) Move-To-Address, and (3) Length-Of-Block, are provided to the subroutine either through Registers 0 to 2 or by the three words following the calling program's BLWP instruction, or by a combination of both. The block move subroutine first interrogates the words following the calling program's BLWP instruction; if a zero is found, it looks in a register for the parameter. In Figure 8-15, the calling program provides the Move-From and Block-Length parameters in Register, and the Move-To parameter in the second word following the BLWP instruction.

| LI | R0,>F100 |
| :--- | :--- |
| LI | R2,125 |
| BLWP | @MOVBLK |
| DATA | 0 |
| DATA | $>$ F200 |
| DATA | 0 |

MOVE-FROM ADDRESS MOVE 125 BYTES BRANCH TO SUBROUTINE MOVE-FROM ADDR IN RO MOVE-TO ADDRESS
BYTE COUNT IN R2
(A) CALLING PROGRAM

| MVBLK | DATA | >FF90,MVBL.K1 | WP, PC OF SUBROUTINE |
| :---: | :---: | :---: | :---: |
| MVBLK1 | MOV | 13,12 | SAVE WP |
|  | MOV | * $14+1$ | GET "FROM" ADR |
|  | JNE | MVBLK2 | NON-ZERO: PARM IN-LINE |
|  | MOV | * $13+1$ | PICK UP FROM REG INSTEAD |
| MVBLK2 | MOV | * $14+$, 2 | GET "TO" ADR |
|  | JNE | MVBLK3 | PARM IN IN-LINE CODE |
|  | MOV | * $13+2$ | GET FROM REGS |
| MVBLK3 | MOV | +14+, 3 | GET LENGTH |
|  | JNE | MVBLK4 | IN-LINE PARM |
|  | MOV | * 13,3 | GET FROM REGS |
| MVBLK4 | MOVB | * $1+$, ${ }^{\text {2 }}$ + | MOVE BYTE |
|  | DEC | 3 | ONE LESS TO GO |
|  | JNE | MVBLK4 | NOT DONE YET |
|  | MOV | 12,13 | RESTORE WP |
|  | RTWP |  | RETURN TO CALLING PROGRAM |

(B) MOVE BLOCK SUBROUTINE

FIGURE 8-16. MOVE BLOCK OF BYTES SAMPLE ROUTINE.

### 8.12 BLOCK-COMPARE SUBROUTINE

Figure 8-17 shows a sample block-compare subroutine which accepts three parameters from the calling program in the same manner as the block-move subroutine, Figure 8-15. This compare subroutine inspects two strings, comparing successive bytes until an unequal byte is found or until the specified string length is exhausted. The Status Register bits in Register 15 are updated accordingly, and the subroutine returns to the calling routine with the altered status bits, which may be used immediately for conditional jump.

The sample calling program is at the top of Figure 8-17. Note that the conditional jumps follow directly after the calling code, so the calling program simply compares (through the subroutine) and jumps, in the normal programming manner.

| LI | R0,>100 | FIRST BLOCK START ADDRESS |
| :--- | :--- | :--- |
| LI | R1,>F200 | SECOND BLOCK START ADDRESS |
| BLWP | @CMBLK | BRANCH TO SUBROUTINE |
| DATA | 0 | START ADDR IN RO (1ST BLOCK) |
| DATA | 0 | START ADDR IN R1 (2ND BLOCK) |
| DATA | 100 | COMPARE 100 BYTES |
| JLE | $\$+10$ | IF LESS THAN OR EQUAL, JUMP |
| JGT |  | IF GREATER THAN, JUMP |

(A) CALLING PROGRAM

| CMBLK | DATA | >FF90,CMBLK 1 | WP, PC OF SUBROUTINE |
| :---: | :---: | :---: | :---: |
| CMBLK1 | MOV | 13,12 | SAVE WP |
|  | MOV | * $14+$, 1 | GET "A" ADR |
|  | JNE | CMBLK2 |  |
|  | MOV | * $13+1$ | GET IN CALLER REG |
| CMBLK2 | MOV | *14+,2 | GET "B" ADR |
|  | JNE | CMBLK3 |  |
|  | MOV | * $13+$, 2 | GET FROM IN CALLER REG |
| CMBLK3 | MOV | *14+,3 | GET LENGTH |
|  | JNE | CMBLK4 |  |
|  | MOV | *13,3 | GET FROM REG |
| CMBLK4 | CB | * $1+$, ${ }^{*} 2+$ | LOOK AT STRINGS |
|  | JNE | CMBLK5 | FOUND UNEQUAL |
|  | DEC | 3 | ONE LESS BYTE |
|  | JNE | CMBLK4 | Still more to look at |
| CMBLK5 | STST | 15 | STORE FINAL STATUS |
|  | RTWP |  | RETURN TO CALLING PROGRAM |

(B) COMPARE BLOCK SUBROUTINE

FIGURE 8-17. COMPARE BLOCKS OF BYTES SAMPLE SUBROUTINE.

The EVMBUG XOP routines (XOP8 to 14) are written to accomplish input and output through a TMS 9902. When the EVMBUG monitor is entered, the address for all $I / 0$ is set to the main TMS 9902. Any time a user program branches back into EVMBUG at address >0080, or when the RESET function is activated, the CRU address is set to the main TMS 9902. However, a user program may use all of the above-mentioned XOP calls to program the auxiliary TMS 9902 in the system by first moving the desired Rl2 base address to location >EC28. Figure 8-18 is a sample program wherein two serial $1 / 0$ ports are activated for conversation with each other. Two terminals are assumed to be connected, one to EIA Port 1 and one to Port 2, and the operators may type messages to each other. This principle can be expanded to support any of a number of TMS 9902s. (A variety of custom line interfaces may be used with a TMS 9902.)

The write-character XOP service routine first ensures that the Request-to-Send signal is active. This signal is not deactivated by EMVBUG, so that modem users will retain their data carrier. If a modem user wishes to drop the data carrier, the affected TMS 9902 must be addressed by the user program, and then the Request-to-Send signal deactivated through the CRU.

Only the main TMS 9902, at CRU Rl2 base address >0000 is initialized by EVMBUG; others in the system must be initialized by the user. Note the first portion of the example program shown in figure 8-20. Part of EVMBUG's initialization is to sense the baud rate of the attached terminal. If the baud rate is 110,300 , or 1200 baud, then the XOP routine waits 200 milliseconds after transmitting a carriage return. In addition, 1200 baud causes every character transmitted to be followed by 25 milliseconds of delay time. Only at 2400 and 9600 baud are characters transmitted without delays.

For 110, 300, and 1200 baud, the monitor ASRFLAG is set to one to cause a wait state" following writing of a carriage return. If the EVMBUG I/O XOP routines are used for the other I/O port, the state of the monitor's ASRFLAG will also govern delay loops used by the Write-Character XOP. The user should then swap out the contents of the ASRFLAG, as listed in table 8-7.

| ASRFLAG * VALUE | RECOMMENDED <br> BAUD RATE | DESCRIPTION/RECOMMENDATION |
| :---: | :---: | :---: |
| Positive No. | 2400, 9600 | No delays. Use for CRTs, modems. |
| Zero | 110, 300 | Carriage Return Delay only. Use for hardcopy terminals. |
| Negative No. | 1200 | Carriage Return and Character padding delays. Use with "TNF" command if termiinal is not a TI ASR733. |

* ASRFLAG located in RAM at Memory Address >EC44.


FIGURE 8-18. SAMPLE PROGRAM TO CONVERSE THROUGH MAIN AND AUXILIARY
TMS 9902s.

FIGURE 8-18. SAMPLE PROGRAM TO CONVERSE THROUGH MAIN AND AUXILIARY TMS 9902s. (2 of 3 )

```
        00EO 06:30
    0092 O0B2 62 ETL SYTE V62 F902 CONTROL
    0093 0083 0[1
        00B4 OA
        00ES 00
    00%40086 0000
        00EE 0000
        DOEA 0000
        00EE 0000
        OOBE DOOO
        0000 0000
        00cz 0000
        000:4 0000
        00c'́ 0000
        000e 0000
        00CA 0000
        000C 0000
        000E 0000
        00LO 0000
        0002 0000
        005140000
    0095
NO ERFORE, NO WAFNIMGS
```

FIGURE 8-18. SAMPLE PROGRAM TO CONVERSE THROUGH MAIN AND AUXILIARY TMS 9902s. (3 of 3)

## APPENDIX A

## 990 OBJECT RECORD FORMAT

A.1. GENERAL

The TMS 9995 uses the standard 990 family object record format.
The required object code can be produced during execution of the TMS 9995 EVM assembler or on any assembler present on a 9900 host system. This object format has a tag character for each 16 -bit word of coding which flags the loader to perform one of several operations. These operations include:

- Load the code at a user-specified absolute address and resolve relative addresses. (Most assemblers assemble a program as if it were loaded at memory address $>0000$; thus, relative addresses have to be resolved.
- Load entire program at a specific address.
- Set the program counter to the entry address after loading.
- Check for checksum errors that would indicate a data error in an object record.
A.2. STANDARD 990 OBJECT CODE

Standard 990 object code consists of a string of hexadecimal digits, each representing four bits, as shown in Figure A-1, below:


FIGURE A-1. SAMPLE OBJECT CODE.

The object record consists of a number of tag characters, each followed by one or two fields, as defined in Table A-1. The first character of a record is the first tag character, which tells the loader which field or pair of fields follows the tag. The next tag character follows the end of the field or pair of fields associated with the preceeding tag character. When the assembler has no more data for the record, the assembler writes the tag character 7, followed by the checksum field, and the tag character $F$, which requires no fields. The assembler then fills the rest of the record with blanks, and begins a new record with the appropriate tag character.

TABLE A-1. OBJECT OUTPUT TAGS SUPPLIED BY ASSEMBLERS.

TAG CHARACTER

HEXADECIMAL FIELD (FOUR CHARACTERS)

| 0 | Length of all relocatable code | 8-char program identifier | $\begin{gathered} \text { Program } \\ \text { start } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 1 | Entry address | None | Absolute entry address |
| 2 | Entry Address | None | Relocatable entry address |
| 3 | Loc of last appearance of symbol | 6-char symbol | External <br> ref last used in relocatable code |
| 4 | Loc of last appearance of symbol | 6-char symbol | External ref last used in abs code |
| 5 | Location | 6-char symbol | Relocatable external definition |
| 6 | Location | 6-char symbol | Absolute external definition |
| 7 | Checksum for current record | None | Checksum |
| 8 | Ignore checksum | None | Do not checksum for error |
| 9 | Load address | None | Absolute <br> load add |
| A | Load address | None | Relocatable load add |
| B | Data | None | Absolute data |
| C | Data | None | Relocatable data |

None
None
6-char symbol

6-char symbol

Load point specified
End-of-record
Relocatable symbol definition

Absolute symbol definition

Tag character 0 is followed by two fields. The first field contains the number of bytes of relocatable code, and the second field contains the program identifier assigned to the program by an IDT assembler directive. When no IDT directive is entered, the field contains blanks. The loader uses the program identifier to identify the program, and the number of bytes of relocatable code to determine the load bias for the next module or program. The PX9ASM assembler is unable to determine the value for the first field until the entire module has been assembled, so PX9ASM places a tag character 0 , followed by a zero field, and the program identifier at the beginning of the object code file. At the end of the file, PX9ASM places another tag character zero followed by the number of bytes of relocatable code and eight blanks.

Tag characters 3 and 4 are used for external references. Tag character 3 is used when the last appearance of the symbol in the second field is a relocatable code. Tag character 4 is used when the last appearance of the symbol is absolute code. The hexadecimal field contains the location of the last appearance. The symbol in the second field is the external reference. Both fields are used by the linking loader to provide the desired linking to the external reference.

For each external reference in a program, there is a tag character in the object code, with a location or an absolute zero, and the symbol that is referenced. When the object code field contains absolute zero, no location in the program requires the address that corresponds to the reference (an IDT character string, for example). Otherwise, the address corresponding to the reference will be placed in the location specified in the object code by the linking loader. The location specified in the object code similarly contains absolute zero or another location. When it contains absolute zero, no further linking is required. When it contains a location, the address corresponding to the reference will be placed in that address by the linking loader. The location of each appearance of a reference in a program contains either an absolute zero or another location into which the linking loader will place the referenced address.

Tag characters 5 and 6 are used for external definitions. Tag character 5 is used when the location is relocatable. Tag character 6 is used when the location is absolute. Both fields are used by the linking loader to provide the desired linking to the external definition. The second field contains the symbol of the external definition.

Tag character 7 preceedes the checksum, which is an error detection word. The checksum is formed as the record is being written. It is the 2's complement of the sum of the 8-bit ASCII values of the characters of the record from the first tag of the record through the checksum tag 7. If the tag character 7 is replaced by an 8 , the checksum will be ignored. The 8 tag can be used when object code is changed in editing and it is desired to ignore checksum.

Tag characters 9 and $A$ are used with load addresses for data that follows. Tag character 9 is used when the load address is absolute. Tag character $A$ is used when the load address is relocatable. The hexadecimal field contains the address at which the following data word is to be loaded. A load address is required for a data word that is to be placed in memory at some address other than the next address. The load address is used by the loader.

Tag characters $B$ and $C$ are used with data words. Tag character $B$ is used when the data is absolute; an instruction word or a word that contains text characters or absolute constants, for example. Tag character $C$ is used for a word that contains a relocatable address. The hexadecimal field contains the data word. The loader places the word in the memory location specified in the preceeding load address field, or in the memory location that follows the preceeding data word.

To have object code loaded at a specific memory address, preceed the object program with the $D$ tag, followed by the desired memory address (e.g., DFD00).

Tag character $F$ indicates the end of record. It may be followed by blanks.

Tag characters $G$ and $H$ are used when the symbol table option is specified with other 990 assemblers. Tag character $G$ is used when the location or value of the symbol is relocatable, and tag character $H$ is used when the location or value of the symbol is absolute. The first field contains the location or value of the symbol, and the second field contains the symbol to which the location is assigned.

The last record of an object code file has a colon (:) in the first
character position of the record, followed by blanks. This record is referred to as an end-of-module separator record.

EXAMPLE:

Figure 5-2, Section 5 is an example of an assembler source listing and corresponding object code. A comparison of the object tag characters and fields with the machine code in the source listing will show how object code is constructed for use by the loader.


FIGURE A-2. SAMPLE ASSEMBLER SOURCE LISTING AND OBJECT CODE

## APPENDIX B

## ASCII CODE

TABLE B-1. ASCII CONTROL CODES

## CONTROL

BINARY
CODE
HEXADECIMAL CODE

| NUL - Null | 0000000 | 00 |
| :---: | :---: | :---: |
| SOH - Start of heading | 0000001 | 01 |
| STX - Start of text | 0000010 | 02 |
| ETX - End of text | 0000011 | 03 |
| EOT - End of transmission | 0000100 | 04 |
| ENQ - Enquiry | 0000101 | 05 |
| ACK - Acknowledge | 0000110 | 06 |
| BEL - Bell | 0000111 | 07 |
| BS - Backspace | 0001000 | 08 |
| HT - Horizontal tabulation | 0001001 | 09 |
| LF - Line feed | 0001010 | 0A |
| VT - Vertical tab | 0001011 | 0B |
| FF - Form feed | 0001100 | 0 C |
| CR - Carriage Return | 0001101 | 0D |
| SO - Shift out | 0001110 | OE |
| SI - Shift in | 0001111 | 0 F |
| DLE - Data link escape | 0010000 | 10 |
| DC1 - Device control 1 | 0010001 | 11 |
| DC2 - Device control 2 | 0010010 | 12 |
| DC3 - Device control 3 | 0010011 | 13 |
| DC4 - Device control 4 (stop) | 0010100 | 14 |
| NAK - Negative acknowledge | 0010101 | 15 |
| SYN - Synchronous idle | 0010110 | 16 |
| ETB - End of transmission bloc | 0010111 | 17 |
| CAN - Cancel | 0011000 | 18 |
| EM - End of medium | 0011001 | 19 |
| SUB - Substitute | 0011010 | 1 A |
| ESC - Escape | 0011011 | 1 B |
| FS - File separator | 0011100 | 1 C |
| GS - Group separator | 0011101 | 1 D |
| RS - Record separator | 0011110 | 1 E |
| US - Unit separator | 0011111 | 1 F |
| DEL - Delete/rubout | 1111111 | 7 F |

Hexadecimal codes 01-lF can be generated using most keyboard devices with the CONTROL (SHIFT) key pressed while pressing another keyboard key. For example, hexadecimal codes 01-19 can be generated on the TMS 9995 using the SHIFT key and keys A through $Y$ respectively, with the exception of keys $V$ and $X$, which have shift functions dedicated to display right and cancel respectively.

## TABLE B-2. ASCII CHARACTER CODES

| $\begin{aligned} & \text { ASCII } \\ & \text { CHARACTER } \end{aligned}$ | $\begin{aligned} & \text { BINARY } \\ & \text { CODE } \end{aligned}$ |  | HEX <br> CODE | ASCII <br> CHARACTER | BINARY CODE |  | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Space | 010 | 0000 | 20 | @ | 100 | 0000 | 40 |
| $!$ | 010 | 0001 | 21 | A | 100 | 0001 | 41 |
| "(dbl quote) | 010 | 0010 | 22 | B | 100 | 0010 | 42 |
| \# | 010 | 0011 | 23 | C | 100 | 0011 | 43 |
| \$ | 010 | 0100 | 24 | D | 100 | 0100 | 44 |
| \% | 010 | 0101 | 25 | E | 100 | 0101 | 45 |
| \& | 010 | 0110 | 26 | F | 100 | 0110 | 46 |
| -(sgl quote) | 010 | 0111 | 27 | G | 100 | 0111 | 47 |
| 1 | 010 | 1000 | 28 | H | 100 | 1000 | 48 |
| ) | 010 | 1001 | 29 | I | 100 | 1001 | 49 |
| *(asterisk) | 010 | 1010 | 2A | J | 100 | 1010 | 4A |
| + | 010 | 1011 | 2B | K | 100 | 1011 | 4B |
| , (comma) | 010 | 1100 | 2C | L | 100 | 1101 | 4C |
| - (minus) | 010 | 1101 | 2D | M | 100 | 1101 | 4D |
| - (period) | 010 | 1110 | 2E | N | 100 | 1110 | 4E |
| / ${ }^{\text {/ }}$ | 010 | 1111 | 2F | 0 | 100 | 1111 | 4F |
| 0 | 011 | 0000 | 30 | P | 101 | 0000 | 50 |
| 1 | 011 | 0001 | 31 | 2 | 101 | 0001 | 51 |
| 2 | 011 | 0010 | 32 | R | 101 | 0010 | 52 |
| 3 | 011 | 0011 | 33 | S | 101 | 0011 | 53 |
| 4 | 011 | 0100 | 34 | T | 101 | 0100 | 54 |
| 5 | 011 | 0101 | 35 | U | 101 | 0101 | 55 |
| 6 | 011 | 0110 | 36 | V | 101 | 0110 | 56 |
| 7 | 011 | 0111 | 37 | W | 101 | 0111 | 57 |
| 8 | 011 | 1000 | 38 | X | 101 | 1000 | 58 |
| 9 | 011 | 1001 | 39 | Y | 101 | 1001 | 59 |
| : | 011 | 1010 | 3A | Z | 101 | 1010 | 5A |
| ; | 011 | 1011 | 3B | [ | 101 | 1011 | 5 B |
| $<$ | 011 | 1100 | 3 C |  | 101 | 1100 | 5C |
|  | 011 | 1101 | 3D | ] | 101 | 1101 | 5D |
| > | 011 | 1110 | 3E |  | 101 | 1110 | 5 E |
| $?$ | 011 | 1111 | 3 F | - (underln) | 101 | 1111 | 5 F |

TABLE B-2. ASCII CHARACTER CODES (CONTINUED)

| ASCII <br> CHARACTER | BINARY CODE |  | HEX CODE | ASCII <br> CHARACTER | $\begin{aligned} & \text { BINARY } \\ & \text { CODE } \end{aligned}$ | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 110 | 0000 | 60 | p | 1110000 | 70 |
| a | 110 | 0001 | 61 | q | 1110001 | 71 |
| b | 110 | 0010 | 62 | r | 1110010 | 72 |
| c | 110 | 0011 | 63 | 5 | 1110011 | 73 |
| d | 110 | 0100 | 64 | t | 1110100 | 74 |
| e | 110 | 0101 | 65 | u | 1110101 | 75 |
| f | 110 | 0110 | 66 | V | 1110110 | 76 |
| g | 110 | 0111 | 67 | w | 1110111 | 77 |
| h | 110 | 1000 | 68 | x | 1111000 | 78 |
| i | 110 | 1001 | 69 | Y | 1111001 | 79 |
| j | 110 | 1010 | 6A | z | 1111010 | 7A |
| k | 110 | 1011 | 6B | 1 | 1111011 | 7B |
| 1 | 110 | 1100 | 6 C | 1 | 1111100 | 7 C |
| m | 110 | 1101 | 6D | \} | 1111101 | 7D |
| n | 110 | 1110 | 6E | $\sim$ | 1111110 | 7E |
| 0 | 110 | 1111 | 6 F |  |  |  |

## APPENDIX C

## BINARY, DECIMAL AND HEXADECIMAL NUMBERING SYSTEMS

C.1. GENERAL

This appendix covers the numbering systems which are used throughout this manual:

- BINARY (Base 2)
- DECIMAL (Base 10)
- HEXADECIMAL (Base 16)
C. 2 POSITIVE NUMBERS
C.2.1 Decimal (Base 10)

When a numerical quantity is viewed from right to left, the right-most digit represents the base number to the exponent 0 . The next digit represents the base number to the exponent 1 , the next to the exponent 2, then exponent 3, and so on. For example, using the base 10 (decimal):


OR

| $10^{6}$ | $10^{5}$ | $10^{4}$ | $10^{3}$ | $10^{2}$ | $10^{1}$ | $10^{0}$ |
| ---: | ---: | ---: | :--- | :--- | :--- | :--- |
| x, | x | x | x, | x | x | x |

For example, 75,265 can be broken down as follows:


## C.2.2 Binary (Base 2)

Base 10 numbers use ten digits, base 2 numbers use only 0 and 1 . When viewed from right to left, they each represent the number 2 to the powers $0,1,2$, etc., respectively, as shown below:

| $2^{15}$ |  | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $(32,768)$ | $\bullet \bullet$ | $(64)$ | $(32)$ | $(16)$ | $(8)$ | $(4)$ | $(2)$ | $(1)$ |
| $x$ | $\bullet \bullet$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |

For example, Binary 11011 can be translated into base 10 as follows:
or, Binary 11011 equals 27.


Binary is the language of the digital computer. For example, to place the decimal quantity 23 into a 16-bit memory cell, set the bits to the following:

```
BIT O 15
```


which is $1+2+4+16=23$.
C.2.3 Hexadecimal (Base 16)

Whereas binary uses two digits and decimal uses ten digits; hexadecimal uses 16 ( 0 to 9, $A, B, C, D, E$, and $F$ ).

The letters A through $F$ are used to represent the decimal numbers 10 through 15 , as shown below:

| $\mathrm{N}_{10}$ | $\mathrm{~N}_{16}$ |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |
| 2 | 2 |
| 3 | 3 |
| 4 | 4 |
| 5 | 5 |
| 6 | 6 |
| 7 | 7 |


| $\mathrm{N}_{10}$ | $\mathrm{~N}_{16}$ |
| :---: | :---: |
| 8 | 8 |
| 9 | 9 |
| 10 | A |
| 11 | B |
| 12 | C |
| 13 | D |
| 14 | E |
| 15 | F |

When viewed from right to left, each digit in a hexadecimal number is a multiplier of 16 to the powers $0,1,2,3$, etc., as shown below:

| $16^{3}$ | $16^{2}$ | $16^{1}$ | $16^{0}$ |
| :---: | :---: | :---: | :---: |
| $(4096)$ | $(256)$ | $(16)$ | $(1)$ |
| $X$ | $X$ | $X$ | $X$ |

For example, >7BA5 can be translated into base 10 as follows:


Or, $>7 \mathrm{BA} 5$ equals 31,653 .

Because it would be awkward to write out l6-digit binary numbers to show the contents of a 16 -bit memory word; hexadecimal is used instead. Thus:
$>003 \mathrm{E}$
is used instead of

$$
0000000000111110 \text { (Binary) }
$$

to represent 62, as computed below:

BASE 2

(Note that separating the 16 binary bits into four-bit parts facilitates recognition and translation into hexadecimal.)

BASE 10

| 0000 | 0000 | 0011 | $1110_{2}$ |
| :---: | :---: | :---: | :---: |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\mathbf{E}_{16}$ |
| 0 | 0 | 3 |  |

BASE 16


6210


6210

Table $C-1$ is a chart for converting decimal to hexadecimal and vice-versa. Table $C-2$ shows binary, decimal and hexdadecimal equivalents for numbers 0 to 15 . Note that Table $C-1$ is divided into four parts, each part representing four of the 16 bits of a memory cell or word (bits 0 to 15 ), with bit 0 being the most significant bit (MSB) and bit 15 being the least significant bit (LSB). Note also that the MSB is on the left and and represents the highest poer of 2 , and the LSB is on the right and represents the 0 power of 2 ; or 1 . As explained later, the MSB can also be used to signify number polarity (+ or -).

To convert a binary number to decimal or hexadecimal, convert the positive binary value, as described in paragraph c-4.

TABLE C-1. HEXADECIMAL/DECIMAL CONVERSION CHART

## MSB

LSB
16
16
16
16
$\begin{array}{lllll}\text { BITS } & 0 & 1 & 2 & 3\end{array}$
$\begin{array}{lll}4 & 5 & 6\end{array}$
$8 \quad 9 \quad 1011$
12131415

| HEX |  | DEC | HEX |  | DEC | HEX | DEC | HEX | DEC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |
| 1 | 4 | 096 | 1 |  | 256 | 1 | 16 | 1 | 1 |
| 2 | 8 | 192 | 1 |  | 512 | 1 | 32 | 2 | 2 |
| 3 | 12 | 288 | 3 |  | 768 | 3 | 48 | 3 | 3 |
| 4 | 16 | 384 | 4 | 6 | 024 | 4 | 64 | 4 | 4 |
| 5 | 20 | 480 | 5 | 1 | 280 | 5 | 80 | 5 | 5 |
| 6 | 24 | 576 | 6 | 1 | 536 | 6 | 96 | 6 | 6 |
| 7 | 28 | 672 | 7 | 1 | 792 | 7 | 112 | 7 | 7 |
| 8 | 32 | 768 | 8 | 2 | 048 | 8 | 128 | 8 | 8 |
| 9 | 36 | 864 | 9 | 2 | 304 | 9 | 144 | 9 | 9 |
| A | 40 | 960 | A | 2 | 560 | A | 160 | A | 10 |
| B | 45 | 056 | B | 2 | 816 | B | 176 | B | 11 |
| C | 49 | 152 | C | 3 | 072 | C | 192 | C | 12 |
| D | 53 | 248 | D | 3 | 328 | D | 208 | D | 13 |
| E | 57 | 344 | E | 3 | 584 | E | 224 | E | 14 |
| F | 61 | 440 | F | 3 | 840 | F | 240 | F | 15 |

To convert a number from hexadecimal, add the decimal equivalents for each hex digit. For example, $>7$ A82 would equal in decimal $28,672+$ $2,560+128+2$. To convert hexadecimal to decimal, find the nearest decimal number in the above table less than or equal to the number being converted. Set down the hexadecimal equivalent, then subtract this number from the nearest decimal number. Using the remainder (s), repeat this process. For example:

$$
\begin{array}{rrr}
31,362 & =>7000+2690 & 7000 \\
2,690 & =>A 00+130 & A 00 \\
130 & =>80+2 & 80 \\
2 & =>2 & 2 \\
& & \\
& & \\
& &
\end{array}
$$

| BINARY | DECIMAL | $\begin{aligned} & \text { HEXADECIMAL } \\ & (>) \end{aligned}$ |
| :---: | :---: | :---: |
| 0000 | 0 | 0 |
| 0001 | 1 | 1 |
| 0010 | 2 | 2 |
| 0011 | 3 | 3 |
| 0100 | 4 | 4 |
| 0101 | 5 | 5 |
| 0110 | 6 | 6 |
| 0111 | 7 | 7 |
| 1000 | 8 | 8 |
| 1001 | 9 | 9 |
| 1010 | 10 | A |
| 1011 | 11 | B |
| 1100 | 12 | C |
| 1101 | 13 | D |
| 1110 | 14 | E |
| 1111 | 15 | F |
| 10000 | 16 | 10 |
| 10001 | 17 | 11 |
| 10010 | 18 | 12 |
| 10011 | 19 | 13 |
| 10100 | 20 | 14 |
| 10101 | 21 | 15 |
| 10110 | 22 | 16 |
| 10111 | 23 | 17 |
| 11000 | 24 | 18 |
| 11001 | 25 | 19 |
| 11010 | 26 | 1 A |
| 11011 | 27 | 1B |
| 11100 | 28 | 1 C |
| 11101 | 29 | 1 D |
| 11110 | 30 | 1 E |
| 11111 | 31 | 1 F |
| 100000 | 32 | 20 |

C.3. ADDING AND SUBTRACTING BINARY

Adding and subtracting in binary uses the same conventions as for decimal (i.e., carrying over in addition and borrowing in subtraction).

Basically:

| 0 | 1 |  | 10 |  |
| :---: | :---: | :---: | :---: | :---: |
| +1 | +1 |  | -1 |  |
| 1 | 10 | (the carry, 1, is carried to the left) | 01 | (1 is borrowed from top left) |


| 1 <br> 1 <br> +1 | $=0+$ carry 1 |
| ---: | :--- |
| 11 | $=0($ from above $)+1=1$ |
|  | $=$ carry |




C-4. POSITIVE/NEGATIVE CONVERSION (BINARY)

To compute the negative equivalent of a positive binary or hexadecimal number, or interpret a binary or hexadecimal negative number (to determine its positive equivalent), use the two's complement of the binary number:

NOTE

To convert a binary number to decimal, convert the positive binary value, NOT the negative binary value, and add the sign.

Two's complementing a binary number involves two simpie steps:

$$
C-8
$$

1. Obtain the one's complement of the number (l's become 0 's; 0's become l's [i.e.. invert the bits]).
2. Add 1 to the one's complement.

For example, with the MSB (left-most bit) being a sign bit:

| 010 | (+22) | 111 | $(-12)$ | 110 | $(-22)$ | 101 | $(-32)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 101 | Invert | 000 | Invert | 001 | Invert | 010 | Invert |
| +1 | Add 1 | +1 | Add 1 | + 1 | Add1 | 1 +1 |  |
| 110 | $(-22)$ | 001 | $(+12)$ | 010 | (+22) | 011 | $(+32)$ |

This can be expanded to l6-bit positive numbers:

| $=39 \mathrm{F616}$ ) | 0011 | 1001 | 1111 | 0110 | $(39 F 616=+14,83810)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1100 | 0110 | 0000 | 1001 | Invert |
|  |  |  |  | +1 | Add 1 |
| $\left.=\mathrm{CbOA}_{16}\right)$ | 1100 | 0110 | 0000 | 1010 | $\left(\mathrm{C}^{(14} \mathrm{A}_{16}=-14,83810\right)$ Two's Complement |
|  |  | N BIT |  |  |  |

And to 16 -bit negative numbers:

| ( $=\mathrm{CbOA}_{16}$ ) | 1100 | 0110 | 0000 | 1010 | $\left(\mathrm{CWOA}_{16}=-14,83810\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0011 | 1001 | 1111 | 0101 | Invert |
|  |  |  |  | +1 | Add 1 |
| $(=39 F 616)$ | $\underbrace{0011}$ | $1001$ <br> N BIT | 1111 | 0110 | (39F616 $=+14,83810$ ) Two's Complement |



TMS9995 EVM SCHEMATICS





## APPENDIX E

TMS 9995 MICROCOMPUTER

## ARCHITECTURE

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9995 microcomputer is a single-chip 16 -bit central processing unit (CPU) with 256 bytes of on-chip random access memory (RAM). A member of the TMS 9900 family of microprocessor and peripheral circuits, the TMS 9995 is fabricated using N-channel silicon-gate MOS technology. The rich instruction set of the TMS 9995 is based upon a unique memory-to-memory architecture that features multiple register files resident in memory. Memory-resident register files allow faster response to interrupts and increased programming flexibility. The inclusion of RAM, timer function, clock generator, interrupt interface, and a flexible flag register on-chip facilitates support of small system implementations.

All members of the TMS 9900 family of peripheral circuits are compatible with the TMS 9995. Providing a performance upgrade to the TMS 9900 microprocessor, the TMS 9995 instruction set is an opcode-compatible superset of the TMS 9900 processor family.

### 1.2 KEY FEATURES

- 16-Bit instruction word
- Memory-to-Memory architecture
- 65,536 byte/32,768 word directiy addressable memory address space
- Minicomputer instruction set including signed multiply and divide instructions
- Multiple 16 -word register files (Workspaces) residing in memory
- 256 bytes of on-chip RAM
- Separate memory and interrupt bus structures
- 8-Bit memory data bus
- 7 prioritized hardware interrupts
- 16 software interrupts (XOPS)
- Programmed and DMA I/O capability
- Serial I/O via communication register unit (CRU)
- On-chip time/event counter
- On-chip programmable flags (16)
- Macro instruction detection (MID) feature
- Automatic first wait state generation feature
- $\quad$ Single 5 -volt supply
- 40-pin package
- $\quad$-Channel silicon gate MOS technology
- On-chip clock generator


## 2. ARCHITECTURE

### 2.1 MEMORY ALLOCATION

The basic word of the TMS 9995 architecture is 16 bits in length. These 16 bits are divided into 8 -bit bytes for external memory in the manner shown in Figure 1. A word is, therefore, defined as two consecutive 8 -bit bytes in memory. All words (instruction opcodes, operand addresses, word-length data, etc.) are restricted to even address boundaries, i.e., the most significant half, or 8 bits, resides at an even address and the least significant half resides at the subsequent odd address. Any memory access involving a full word that is directed by software to utilize an odd address will result in the word starting with this odd address minus one to be accessed.


FIGURE 1 - WORD AND BYTE FORMATS

The instruction set of the TMS 9995 allows both word and byte operations. Byte instructions may address either byte as necessary. A byte access of this type will not affect the other byte of the word involved since the other byte will not be accessed during the execution of the byte instruction.

The TMS 9995 memory map is shown in Figure 2. Shown are the locations in the memory address space for the Reset, NMI, other interrupt and XOP trap vectors, and the dedicated address segments for the on-chip RAM and the on-chip memory-mapped I/O.


NOTE: Addresses are byte addresses in hex

FIGURE 2 - TMS9995 MEMORY MAP

The block diagram of the TMS 9995 is shown in Figure 3. A flow chart, representative of the TMS 9995 functional operation, is shown in Figure 4.


FIGURE 3 - TMS9995 BLOCK DIAGRAM


### 2.2.1 Arithmetic Logic Unit

The arithmetic logic unit (ALU) is the computational component of the TMS 9995. It performs all arithmetic and logic functions required to execute instructions. The functions include addition, subtraction, AND, OR, exclusive OR, and complement. A separate comparison circuit performs the logic and arithmetic comparisons to control bits 0 through 2 of the status register. The ALU is arranged in two 8 -bit halves to accommodate byte operations. Each half of the ALU operates on one byte of the operand. During word operand operations, both halves of the ALU function in conjunction with each other. However, during byte operand processing, results from the least significant half of the ALU are ignored. The most-significant half of the ALU performs all operations on byte operands so that the status circuitry used in word operations is also used in byte operations.

### 2.2.2 Internal Registers

The following three (3) internal registers are accessible to the user (programmer):

- Program Counter (PC)
- Status Register (ST)
- Workspace Pointer (WP)


### 2.2.2.1 Program Counter

The program counter (PC) is a 15 -bit counter that contains the word address of the next instruction following the instruction currently executing. The microprocessor references this address to fetch the next instruction from memory and increments the address in the PC when the new instruction is executing. If the current instruction in the microprocessor alters the contents of PC, then a program branch occurs to the location specified by the altered contents of PC. All context switching (see Section 2.2.2.3.2) operations plus simple branch and jump instructions affect the contents of PC.

### 2.2.2.2 Status Register

The status register (ST) is a fully implemented 16 -bit register that reports the results of program comparisons, indicates program status conditions, and supplies the arithmetic overflow enable and interrupt mask level to the interrupt priority circuits. Each bit position in the register signifies a particular function or condition that exists in the microprocessor. Figure 5 illustrates the bit position assignments. Some instructions use the status register to check for a prerequisite condition; others affect the values of the bits in the register; and others load the entire status register with a new set of parameters. Interrupts also modify the status register. The description of the instruction set later in this document details the effect of each instruction on the status register (see Section 3).

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST0 L> | ST1 A> | ST2 EO | ST3 C | ST4 OV | ST5 OP | ST6 X | ST7 | ST8 | ST9 | $\begin{aligned} & \text { ST10 } \\ & \text { OV } \\ & \text { EN } \end{aligned}$ | ST11 | ST12 | ST13 NTERR | ST14 | ST15 |

*NOTE: ST7, ST8, ST9, and ST11 are not used in the TMS9995, but still physically exist in the register. These bits could therefore be used as flag bits, but software transportabitity should be kept in mind when doing so as these bits are defined in other 9900 microprocessor family and 990 minicomputer family products.

L> : Logical Greater Than
A> : Arithmetic Greater Than
EQ : Equal/TB Indicator

C
C: Carry Out
OV : Overtlow
OP : Parity (Odd No. of Bits)
$X$ : XOP In Progress OV EN: Overflow Interrupt Enable

FIGURE 5 - STATUS REGISTER BIT ASSIGNMENTS

### 2.2.2.3 Workspace

The TMS 9995 uses blocks of memory words called workspaces for instruction operand manipulation. A workspace occupies 16 contiguous words in any part of memory that is not reserved for other use. The individual workspace registers may contain data or address, or function as operand registers, accumulators, address registers, or index registers. Some workspace registers take on special significance during execution of certain instructions. Table 1 lists each of these dedicated workspace registers and the instructions that use them. Figure 6 defines the workspace registers that are allowed to be used as index registers.

TABLE 1 - DEDICATED WORKSPACE REGISTERS

| REGISTER NO. | CONTENTS | USED DURING |
| :---: | :---: | :---: |
| 0 | Shift count (optional) <br> Multiplicand and MSW of result <br> MSW of dividend and quotient | Shift instructions (SLA, SRA, SRC, and SLC) <br> Signed Multiply <br> Signed Divide |
| 1 | LSW of result <br> LSW of dividend and remainder | Signed Multiply <br> Signed Divide |
| 11 | Return Address <br> Effective Address | Branch and Link Instruction (BL) <br> Extended Operation (XOP) |
| 12 | CRU Base Address | CRU instructions (SBO, SBZ, TB, LDCR, and STCR) |
| 13 | Saved WP register | Context switching (BLWP, RTWP, XOP, interrupts) |
| 14 | Saved PC register | Context switching (BLWP, RTWP, XOP, interrupts) |
| 15 | Saved ST register | Context switching (BLWP, RTWP, XOP, interrupts) |



NOTE: The WP register contains the address of work space register zero.
FIGURE 6 - WORKSPACE REGISTERS USABLE AS INDEX REGISTERS

### 2.2.2.3.1 Workspace Pointer

To locate the workspace in memory, a hardware register called the workspace pointer (WP) is used. The workspace pointer is a 16 -bit register that contains the memory address of the first word in the workspace. The address is left-justified with the 16th bit (LSB) hardwired to logic zero. The TMS 9995 accesses each register in the workspace by adding twice the register number to the contents of the workspace pointer and initiating a memory request for that word. Figure 7 illustrates the relationship between the workspace pointer and its corresponding workspace in memory

WORKSPACE POINTER
(WP)


MICROPROCESSOR ADDS WORKSPACE POINTER (WP) TO TWICE THE REGISTER NUMBER TO DERIVE ACTUAL REGISTER ADDRESS

NOTE: All memory word addresses are even.

| WORKSPACE ADORESS | WORKSPACE REGISTERS |
| :---: | :---: |
| $W P+00_{16}$ | 0 |
| $W P+01_{16}$ | 1 |
| $W P+04_{16}$ | 2 |
| $W P+06_{16}$ | 3 |
| $W P+0816$ | 4 |
| $W P+0 A_{16}$ | 5 |
| $W P+0 C_{16}$ | 6 |
| $W P+0 E_{16}$ | 7 |
| $W P+{ }^{10} 16$ | 8 |
| $W P+1216$ | 9 |
| $W P+1416$ | 10 |
| $W P+1616$ | 11 |
| $W P+1816$ | 12 |
| $W P+1 A_{16}$ | 13 |
| $W P+1 C_{16}$ | 14 |
| $W P+1 E_{16}$ | 15 |

figure 7 - WORKSPACE POINTER AND REGISTERS

For instructions performing byte operations, use of the workspace register addressing mode (see Section 3.2) will result in the most significant byte of the workspace register involved to be used as the operand for the operation. Since the workspace is also addressable as a memory address, the least significant byte may be directly addressed using any one of the general memory addressing modes.

### 2.2.2.3.2 Context Switching

The workspace concept is particularly valuable during operations that require a context switch, which is a change from one program environment to another, as in the case of a subroutine or an interrupt service routine. Such an operation using a conventional multi-register arrangement requires that at least part of the contents of the register
file be stored and reloaded using a memory cycle to store or fetch each word. The TMS 9995 accomplishes this operation by changing the workspace pointer. A context switch requires only three store cycles and two fetch cycles, exchanging the program counter, status register and workspace pointer. After the switch, the workspace pointer contains the starting address of a new 16 -word workspace in memory for use in the new routine. A corresponding time saving occurs when the original context is restored. Instructions in the TMS 9995 that result in a context switch include: Call subroutine (BLWP), Return from Subroutine (RTWP) and the Extended Operation (XOP) instruction. All interrupts also cause a context switch by forcing the TMS 9995 to trap to a service subroutine.

### 2.3 TMS 9995 INTERFACES

Each TMS 9995 system interface uses one or more of the signals from one or more of the signal groupings given in the pin description list in Section 3. Each interface is described in detail in the following paragraphs.

### 2.3.1 TMS 9995 Memory Interface

The signals used in the TMS 9995 interface to system memory are shown in Figure 8.


FIGURE 8 - TMS9995 MEMORY INTERFACE

### 2.3.1.1 External Memory Address Space

The details of memory accesses that are external to the TMS 9995 (off-chip accesses) are given in the following paragraphs. (See Figure 2 for the addresses that are in the external memory-address space.)

### 2.3.1.1.1 Memory Read Operations

To perform a memory read operation, the TMS 9995 first outputs the appropriate address on A0-A14 and A15/ CRUOUT, and asserts MEMEN. The TMS 9995 then places its data bus drivers in the high impedance state, asserts $\overline{\mathrm{DBIN}}$, and then reads in the data byte. Completion of the memory read cycle and/or generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3. Timing relationships of the memory read sequence are shown in Figure 9. Note that $\overline{M E M E N}$ remains active (low) between consecutive memory operations.

notes:
(1) Valid address
(2)

In input mode (drivers @ High -2 )
3) Memory Read Oata must be valid at CLKOUT edge indicated
(4) IAQ/HOLDA will only be asserted during memory read cycles if an instruction opcode is being read (timing shown is for an instruction fetch from external memory - i.e., two consecutive byte reads).

FIGURE 9 - TMS9995 MEMORY READ CYCLE

Although not explicitly shown in Figure 9, reading a word (two 8-bit bytes) from external memory requires two memory read cycles that occur back-to-back (a Hold state request will not be granted between cycles). If an instruction directs that a byte read from external memory is to be performed, only the byte specifically addressed will be read (one memory read cycle). External words are accessed most-significant (even) byte first, followed by the least-significant (odd) byte.

During memory read cycles in which an instruction opcode is being read, IAQ/HOLDA is asserted as shown in Figure 9. Note that since an instruction opcode is a word in length, IAQ/HOLDA remains asserted between the two byte read operations involved when an instruction opcode is read from the external memory address space.

### 2.3.1.1.2 Memory Write Operations

To perform a memory write operation, the TMS 9995 first outputs the appropriate address on A0-A14 and A15/ CRUOUT, and asserts MEMEN. The TMS 9995 then outputs the data byte being written to memory on pins D0 through D7, and then asserts $\overline{W E} / \overline{C R U C L K}$. Completion of the memory write cycle and/or generation of Wait states is determined by the Ready input as detailed in Section 2.3.1.3. Timing relationships of the memory write sequence are shown in Figure 10. Note that MEMEN remains active (low) between consecutive memory operations.


FIGURE 10 - TMS9995 MEMORY WRITE CYCLE

Writing a word (two 8-bit bytes) to external memory requires two memory write cycles that occur back-to-back. (A Hold stảte request will not be granted between cycles.) If an instruction directs that a byte write to external memory is to be performed, only the byte specifically addressed will be written (one memory write cycle). External words are accessed most-significant (even) byte first followed by the least-significant (odd) byte.

### 2.3.1.1.3 Direct Memory Access

The TMS 9995 Hold state allows both external devices and the TMS 9995 to share a common external memory. To gain direct memory access (DMA) to the common memory, the external device first requests the TMS 9995 to enter a Hold state by asserting (taking low) the $\overline{H O L D}$ input. The TMS 9995 will then enter a Hold state following completion of the cycle (either memory, CRU, external Instruction, or internal ALU cycles) that it is currently performing. Note, however, that a Hold state is not entered between the first and second byte accesses of a full word in the external memory address space, and a Hold state is not entered between the first and second clock cycles of a CRU cycle.

Upon entry of a Hold state, the TMS 9995 puts its address, data, $\overline{\text { DBIN }}$, and $\overline{W E / C R U C L K}$ drivers in the high impedance mode, and asserts IAQ/HOLDA. The external device can then utilize these signal lines to communicate with the common memory. After the external device has completed its memory transactions, it releases HOLD, and the TMS 9995 continues instruction execution at the point where it had been suspended. Timing relationships for this sequence are shown in Figure 11.


NOTES:
(1) Sycle before the hold state could have been mernory (with anv number of wait states), CRU, external instruction, or internal ALU
(2) HOLD must be valid at last low-to-high CLKOUT transition of a cycle for next low-to-high CLKOUT transition to begin a hold state
(3) In high-impedance mode (output drivers)
(4) Next cycle will begin after first low-to-high CLKOUT transition at which $\overline{H O L O}$ is high

FIGURE 11 - TMS9995 HOLD STATE

To allow DMA loading of external memory on power-up, the TMS 9995 does not begin instruction execution after a Reset state until HOLD has been removed if $\overline{H O L D}$ was active (low) at the time $\overline{R E S E T}$ was taken from low to high $\overline{\text { RESET }}$ released).

External devices cannot access the internal (on-chip) memory address space of the TMS 9995 when it is in the Hold state.

Since IAQ (Instruction Opcode Acquisition) and HOLDA (Hold Acknowledge) are multiplexed on a single signal, IAQ/HOLDA, this signal must be gated with MEMEN using external logic to separate IAQ and HOLDA. When $\overline{M E M E N}=0,1 A Q /$ HOLDA can indicate IAQ, and when $\overline{M E M E N}=1,1 A Q /$ HOLDA can indicate HOLDA.

### 2.3.1.2 Internal Memory Address Space

Access of the internal (on-chip) memory address space is transparent to the TMS 9995 instruction set. That is, operands can be read from and written into locations in the internal memory space simply by using the appropriate addresses via any of the addressing modes in the TMS 9995 instruction set, and instructions can even be executed from the internal memory space by loading the appropriate address into the program counter of the TMS 9995.

The TMS 9995 indicates to the external world when these internal memory address space accesses are occurring by asserting the same signals used for accessing external memory (see Figure 8) in a manner very similar to an external memory address space access. There are a few differences in these cycles, however, and these differences are detailed in the following paragraphs.

When performing an internal memory address space access, the TMS 9995 outputs the same signals that it would for an external memory space access, with the same timing (see Figures 9 and 10) except for the following:
(1) A single cycle (read or write) is output as both internal bytes are accessed simultaneously. (Externally, it appears as though a single byte memory access cycle to an internal address is occurring.)
(2) The cycle always has no Wait states, and the READY input is ignored by the TMS 9995 (see Section 2.3.2.3).
(3) During read cycles, the data bus (D0-D7) output drivers are put in the high-impedance mode. During write cycles, the data bus outputs non-specific data.

During read cycles to the internal memory address space, the TMS 9995 does not make the read data available to the external world. If an instruction is executed from the internal memory address space, IAQ/HOLDA is still asserted, but only during the one read cycle shown externally while the full word is read internally.

When in a Hold state, external devices are not able to access the internal memory address space.

### 2.3.1.2.1 Internal RAM

The 256 bytes of internal random-access read/write memory (RAM), the memory addresses of which are shown in Figure 2, are organized internally as 12816 -bit words. Since the TMS 9995 has 16 -bit internal data paths, two 8 -bit bytes are accessed each time a memory access is made to the internal RAM.

Byte accesses are transparent to the internal RAM. That is, when an instruction addresses a byte in the internal RAM, the TMS 9995 will: (1) read the entire word but only use the byte specifically addressed for a read operation and, (2) only write to the specifically addressed byte and not alter the contents of the other byte in the word during a write operation.

### 2.3.1.2.2 Decrementer (Timer/Event Counter)

Accessible via one of the word addresses (see Figure 2) of the internal memory-mapped I/O address space is the decrementer. The on-chip decrementer logic can function as a programmable real-time clock, an event timer, or as an external event counter. A block diagram of the decrementer that is representative of its functional operation (but not necessarily representative of its specific logic implementation) is shown in Figure 12.


NOTE: FLAGO and FLAG1 are bits in the Flag Register

FIGURE 12 - DECREMENTER FUNCTIONAL BLOCK DIAGRAM

The decrementer is configured as either a timer or an event counter using bit FLAGO of the internal Flag register. The decrementer is enabled/disabled using bit FLAG1 of the internal Flag register. (See Section 2.3.3.2.1 for details of the Flag register and accessing the bits in it.) When FLAGO is set to zero, the decrementer will function as a timer. When FLAGO is set to one, the decrementer will function as an event counter. When FLAG1 is set to zero, the decrementer is disabled and will not be allowed to decrement and request level 3 interrupt traps. When FLAG1 is set to one, the decrementer is enabled and will decrement and request level 3 interrupt traps. It should be noted that when the decrementer is configured as a timer, $\overline{\mathbb{N T} 4} / \overline{\mathrm{EC}}$ will be usable as an external interrupt level 4 trap request. When the decrementer is configured as an event counter, $\overline{\mathrm{INT} 4 / E C}$ is the input for the "event counter" pulses, and an interrupt level 4 trap request input is no longer available externally or internally.

The general operation of the decrementer is as follows. FLAG0 of the Flag register is first set to select the desired mode of operation. The desired start count is then loaded into the Starting Count Storage Register by performing a memory write of the count word to the dedicated internal memory mapped $\mathrm{I} / \mathrm{O}$ address of the decrementer. (This also loads the Decrementing Register with the same count.) The decrementer is then enabled and allowed to start decrementing by setting FLAG1 of the Flag Register to one. (Both FLAG0 and FLAG1 are set to zero when the TMS 9995 is reset. (See Section 2.3.2.1.1.) When the count in the Decrementing Register reaches zero, the level 3 internal interrupt request latch is set (see Section 2.3.2.2.3), the Decrementing Register is reloaded from the Starting Count Storage Register, and decrementing continues. Note that writing a start count of 000016 to the decrementer will disable it.

When configured as a timer, the decrementer functions as a programmable real-time clock by decreasing the count in the Decrementing Register by one for each fourth CLKOUT cycle. Loading the decrementer with the appropriate start count causes an interrupt to be requested every time the count in the Decrementing Register reaches zero. The decrementer can also be used as an event timer when configured as a timer by reading the decrementer (which is accomplished by performing a memory read from the dedicated internal memory mapped I/O address of the decrementer) at the start and stop points of the event of interest and comparing the two values. The difference will be a measurement of the elapsed time.

When configured as an event counter, operation is as previously discussed except that each high-to-low transition on $\overline{\mathrm{NT} 4} / \overline{\mathrm{EC}}$ will cause the Decrementing Register to decrement. These $\overline{\mathrm{INT} 4} / \overline{\mathrm{EC}}$ high-to-low transitions can be asynchronous with respect to CLKOUT. Note that INT4/EC can function as a negative edge-triggered interrupt by loading a start count of one.

The decrementer should always be accessed as a full word (two 8 -bit bytes). Reading a byte from the decrementer does not present a problem since only the byte specifically addressed will be read. Writing a single byte to either of the bytes of the decrementer will result in the data byte being written into the byte specifically addressed and random bits being written into the other byte of the decrementer.

### 2.3.1.3 Wait State Generation

Wait states can be generated for external memory cycles, external CRU cycles and external instruction cycles for the TMS 9995 using the READY input. A Wait state is defined as extension of the present cycle by one CLKOUT cycle. The timing relationships of the READY input to the memory interface and the CRU interface signals are shown in Figure 13. Note that Wait states cannot be generated for memory cycles that access the internal memory address space or for CRU cycles that access the internal CRU address space, as the READY input will be ignored during these cycles.
The Automatic First Wait State Generation feature of the TMS 9995 allows a Wait state to be inserted in each external memory cycle, regardless of the READY input, as shown in Figure 13. The Automatic First Wait State Generation feature can be invoked when RESET is asserted. If READY is active (high) when $\overline{\text { RESET goes through }}$ a low-to-high transition, the first Wait state in each external memory cycle will be automatically generated. If READY is inactive (low) when RESET goes through a low-to-high transition, no Wait state will be inserted automatically in each external memory cycle. There is a one and one-half CLKOUT cycle time minimum setup time requirement on READY before the $\overline{\text { RESET }}$ low-to-high transition. The recommended external circuitry for invoking or inhibiting the Automatic First Wait State Generation feature is shown in Figure 14. Note that this feature does not apply to internal memory address space accesses, external instruction cycles, or any CRU cycles. Wait states cannot be generated during internal ALU/other operation cycles. The READY input is ignored during these cycles.

(1) First sample time of REAOY in cycle
(2) Second sample time of READY in cycle. Additional wait states can be generated by keeping READY low at this and subsequent sample times.
$X \times X X$ denotes "don't care"

FIGURE 13 - WAIT STATE GENERATION FOR EXTERNAL MEMORY, EXTERNAL CRU CYCLES, AND EXTERNAL INSTRUCTION CYCLES

(c) INVOKING AUTOMATIC FIRST WAIT STATE IRESET CAN BE R-C POWER-UP OR OTHERWISE)
FIGURE 14 - EXTERNAL CIRCUITRY FOR INVOKING/INHIBITING AUTOMATIC FIRST WAIT STATE GENERATION FEATURE

The TMS 9995 implements seven prioritized, vectored interrupts, some of which are dedicated to predefined functions and the remaining are user-definable. Table 2 defines the source (internal or external), assignment, priority level, trap vector location in memory, and enabling/resulting status register interrupt mask values for each interrupt.

TABLE 2 - INTERRUPT LEVEL DATA

| PRIORITY LEVELS (In Order of Priority) | VECTOR <br> LOCATION <br> (Memory <br> Address, <br> In Hex) | MASK VALUES <br> TO ENABLE <br> ACCEPTING <br> THE INTERRUPT <br> (ST12 THRU ST15) | MASK VALUE AFTER TAKING THE INTERRUPT (ST12 THRU ST15) | SOURCE AND ASSIGNMENT |
| :---: | :---: | :---: | :---: | :---: |
| (Highest Priority) | 0000 | $0_{16}$ thru $F_{16}$ (see Note 1) | 0000 | External: Reset (RESET Signal) |
| MID | $\begin{gathered} 0008 \\ \text { (see Note 2) } \end{gathered}$ | $0_{16}$ thru $F_{16}$ <br> (see Note 1 ) | $\begin{gathered} 0001 \\ \text { (see Note 2) } \end{gathered}$ | Internal: MID |
| NMI | FFFC | $0_{16}$ thru $F_{16}$ <br> (see Note 1) | 0000 | External: Userdefined (NMI Signal) |
| 1 | 0004 | ${ }_{116}$ thru $\mathrm{F}_{16}$ | 0000 | External: Userdefined (INT1 Signal) |
| 2 | $\begin{gathered} 0008 \\ \text { (see Note 2) } \end{gathered}$ | $\mathbf{2 1 6}_{16}$ thru $\mathrm{F}_{16}$ <br> (see Note 3) | $\begin{gathered} 0001 \\ \text { (see Note 2) } \end{gathered}$ | Internal: <br> Arithmetic Overflow |
| 3 | 000C | $3_{16}$ thru $\mathrm{F}_{16}$ | 0002 | Internal: <br> Decrementer |
| 4 | 0010 | $4_{16}$ thru $\mathrm{F}_{16}$ | 0003 | External: Userdefined (INT4/EC Signal; see Note 4) |

NOTES: 1. Level O, MID, and NMI cannot be disabled with the Interrupt Mask.
2. MID and Level 2 use the same trap vector and change the Interrupt Mask to the same value.
3. Generation of a Level 2 sequest by an Arithmetic Overflow condition (ST4 set to 1 ) is also enabled/disabled by bit ST10 of the Status Register.
4. $\overline{\text { INT4 }} / \overline{E C}$ is not an input for Level 4 interrupt trap requests (Level 4 is not usable) when the Decrementer is configured as an Event Counter.

The TMS 9995 will grant interrupt requests only between instructions (except for Level 0 Reset), which will be granted whenever it is requested, i.e., in the middle of an instruction). The TMS 9995 performs additional functions for certain interrupts, and these functions will be detailed in subsequent sections. The basic sequence that the TMS 9995 performs to service all interrupt requests is as follows:
(1) Prioritize all pending requests and grant the request for the highest priority interrupt that is not masked by the current value of the interrupt mask in the status register or the instruction that has just been executed. (See Section 4.5 for these instructions.)
(2) Make a context switch using the trap vector specified for the interrupt being granted.
(3) Reset ST7 through ST11 in the status register to zero, and change the interrupt mask (ST12 through ST15) as appropriate for the level of the interrupt being granted.
(4) Resume execution with the instruction located at the new address contained in the PC, and using the new WP. All interrupts will be disabled until after this first instruction is executed, unless: (a) $\overline{R E S E T}$ is requested, in which case it will be granted, or (b) the interrupt being granted is the MID request and the $\overline{\mathrm{NMI}}$ interrupt is requested simultaneously (in which case the NMI request will be granted before the first instruction indicated by the MID trap vector is executed.)

This sequence has several important characteristics. First of all, for those interrupts that are maskable with the interrupt mask in the status register, the mask will get changed to a value that will permit only interrupts of higher priority to interrupt their service routines. Secondly, status bit ST10 (overflow interrupt enable) is reset to zero by the servicing of any interrupt so that overflow interrupt requests cannot be generated by an unrelated program segment. Thirdly, the disabling of other interrupts until after the first instruction of the service routine is executed permits the routine to disable other interrupts by changing the interrupt mask with the first instruction. (The exception with MID and NMI is explained in Section 2.3.2.2.1.) Lastly, the vectoring and prioritizing scheme of the TMS 9995 permits interrupts to be automatically nested in most cases. If a higher priority interrupt occurs while in an interrupt service routine, a second context switch occurs to service the higher priority interrupt. When that routine is complete, a return instruction (RTWP) restores the saved context to complete processing of the lower priority interrupt. Interrupt routines should, therefore, terminate with the return instruction to restore original program parameters.

Additional details of the TMS 9995 interrupts are supplied in the following paragraphs.

### 2.3.2.1 External Interrupt Requests

Each of these interrupts is requested when the designated signal is supplied to the TMS 9995.

### 2.3.2.1.1 Interrupt Level $0(\overline{\text { RESET }})$

Interrupt Level 0 is dedicated to the RESET input of the TMS 9995. When active (low), RESET causes the TMS 9995 to stop instruction execution and to inhibit (take to logic level high) $\overline{M E M E N}, \overline{\mathrm{DBIN}}$, and $\overline{\mathrm{WE}} / \overline{\mathrm{CRUCLK}}$. The TMS 9995 will remain in this Reset state as long as $\overline{\text { RESET }}$ is active.
When $\overline{\text { RESET }}$ is released (low-to-high transition), the TMS 9995 performs a context switch with the Level 0 interrupt trap vector (WP and PC of trap vector are in memory word addresses $0000_{16}$ and $0002_{16}$, respectively.) Note that the old WP, PC and ST are stored in registers 13, 14, and 15 of the new workspace. The TMS 9995 then resets all status register bits, the internal interrupt request latches (see Sections 2.3.2.1.3 and 2.3.2.2.3 for details of these latches), Flag Register bits FLAG0 and FLAG1 (see Section 2.3.3.2.1 for details of the Flag Register), and the MID Flag (see Section 2.3.3.2.2). After this, the TMS 9995 starts execution with the new PC.
If HOLDA is active (high) due to $\overline{\text { HOLD }}$ being active (low) when $\overline{\text { RESET becomes active, } \overline{R E S E T} \text { will cause }}$ HOLDA to be released (taken low) at the same time as $\overline{M E M E N}, \overline{D B I N}$, and $\overline{W E / C R U C L K}$ are taken inactive (high). $\overline{H O L D}$ can remain active as long as $\overline{\operatorname{RESET}}$ is active and HOLDA will not be asserted. If $\overline{\text { HOLD }}$ is active when RESET is released (low-to-high transition). HOLDA will be asserted before the $\overline{\text { RESET context switch occurs }}$ and the TMS 9995 will remain in this hold state until $\overline{H O L D}$ is released. This $\overline{R E S E T}$ and $\overline{H O L D}$ priority scheme facilitates DMA loading of external RAM upon power-up.
Timing relationships of the $\overline{\text { RESET }}$ signal are shown in Figure 15.
Release of the $\overline{\operatorname{RESET}}$ signal is also the time at which the Automatic First Wait State function of the TMS 9995 can be invoked (see Section 2.3.1.3).


NOTES:
(1) Don't care $\times X X$ indicates that any type of TMS9995 cycle can be taking place
(2) $\overline{\text { RESET }}$ is sampled at everv high-to-low CLKOUT transition
(3) $\overline{R E S E T}$ is required to be active (low) for a minimum of two samples to initiate the sequence. The context switch would begin one CLKOUT cycle after (3) if RESET were inactive (high) at (3)
(4) The context switch using the Reset trap vector begins one CLKOUT cycle after RESET is sampled as having returned to the inactive (high) level.

FIGURE 15 - TMS9995 RESET SIGNAL TIMING RELATIONSHIPS

### 2.3.2.1.2 Non-Maskable Interrupt (NMI)

The $\overline{N M I}$ signal is the request input for the NMI level interrupt and allows ROM loaders, single-step/breakpoint/ maintenance panel functions, or other user-defined functions to be implemented for the TMS 9995. This signal and its associated interrupt level are named "LOAD" in previous 9900 family products.
$\overline{\text { NMI }}$ being active (low) according to the timing illustrated in Figure 16 constitutes a request for the NMI level interrupt. The TMS 9995 services this request exactly according to the basic sequence previously described, with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2. Note that the TMS 9995 will always grant a request for the NMI level interrupt immediately after execution of the currently executing instruction is completed since NMI is exempt from the interrupt-disabling-afterexecution characteristic of certain instructions and also the current value of the interrupt mask.

It should also be noted that the TMS 9995 implements four bytes of its internal RAM at the memory address of the NMI vector. This allows usage of the NMI level in minimum-chip TMS 9995 systems. It also requires, however, that this vector must be initialized, upon power-up, before the NMI level interrupt can be requested.


NOTES:
(1) $\overline{N M}$ is sampled $3 t$ every high-to-low CLKOUT transition
(2) To be recognized, $\overline{N M I}$ must be active (iow) at the end of an instruction. Since instructions are variable in length, the minimum active time for $\overline{\text { NMI }}$ is variable according to the instruction being executed. Shown by (2) is the last possible time that NMI must be recognized at or by before execution of the next instruction will commence. The $\overline{N M}$ context switch begins three CLKOUT cycies after execution of the current instruction is complete.
(3) After an त्NMI context switch sequence has been initiated, $\overline{N M M}$ can remain active (low) indefinitely without causing consecutive $\overline{\mathrm{NMI}}$ trap requests. To enable another $\overline{\mathrm{NMI}}$ trap request, $\overline{\mathrm{NMI}}$ must be taken inactive (high) and be sampled at least once at the inactive level.

FIGURE 16 - TMS9995 NMI SIGNAL TIMING RELATIONSHIPS
2.3.2.1.3 Interrupt Levels 1 and 4 (INT1 and $\overline{\text { INT4 }} / \overline{\mathrm{EC}}$ )

The $\overline{\mathrm{INT} 1}$ and $\overline{\mathrm{INT} 4} / \overline{\mathrm{EC}}$ signals are the request inputs for the Level 1 and Level 4 interrupts, respectively. (Note that if the decrementer is configured as an event counter, $\overline{\mathrm{NT} 4} / \overline{\mathrm{EC}}$ is no longer a Level 4 interrupt request input, however. See Section 2.3.1.2.2). Levels 1 and 4 are maskable, user-definable interrupts.
The $\overline{\mathrm{INT} 1}$ and $\overline{\mathrm{INT} 4} / \overline{\mathrm{EC}}$ interrupt inputs can accept either asynchronous pluses or asynchronous levels as input signals. An internal interrupt request latch stores the occurrence of a pulse. A block diagram of the TMS 9995 internal logic for these request latches that is representative of their functional operation (but not necessarily representative of their specific logic implementation) is shown in Figure 17. Note that with this implementation only a single interrupt source is allowed if the input signal is a pulse, but multiple interrupt sources can be wired-ORed together provided that each source supplies a level as the input signal. (The levels are then removed one at a time by a hardware/software mechanism activated by the interrupt subroutine as each interrupting source is serviced by the subroutine.)

(1) A separate latch and synchronizer is implemented for Level 1 (INT1) and Level 4 (INT4/EC). For Level 1 , the input shown here is directly from the TNT1 pin. For Level 4 the input shown here is from the geting shown in Figure 12.

FIGURE 17 - FUNCTIONAL BLOCK DIAGRAM OF INTERNAL INTERRUPT REQUEST LATCH

The TMS 9995 services each of these requests exactly according to the basic sequence previously described with the priority levels, trap vector locations, and enabling/resulting status register interrupt mask values as defined in Table 2. Each internal interrupt request latch will get reset when the context switch for its associated interrupt level occurs.

### 2.3.2.2 Internally Generated Interrupts

Each of these interrupts is requested when the designated condition has occurred in the TMS 9995.

### 2.3.2.2.1 Macro Instruction Detection (MID) Interrupt

The acquisition and attempted execution of an MID interrupt opcode will cause the MID level interrupt to be requested before execution of the next instruction begins (MID interrupt opcodes are defined in Section 4.5.15). In addition to requesting the MID level interrupt, the MID flag is set to one " 1 " (see Section 2.3.3.2.2). The TMS 9995 services this request exactly according to the basic sequence previously described, with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2. Note that the TMS 9995 will always grant a request for the MID level interrupt since MID is not affected by the interrupt mask and is higher in priority than any other interrupt except for Level 0 , Reset. If the NMI interrupt is requested during an MID interrupt context switch, the MID interrupt context switch will be immediately followed by the NMI interrupt service sequence before the first instruction indicated by the MID interrupt is executed. This is done so that the NMI interrupt can be used for a single-step function with MID opcodes. Servicing the MID interrupt request is viewed as "execution" of an MID interrupt opcode. NMI allows the TMS 9995 to be halted immediately after encountering an MID opcode.

It should also be noted that the MID interrupt shares its trap vector with Level 2, the Arithmetic Overflow interrupt. (See Section 2.3.2.2.2.) The interrupt subroutine beginning with the PC of this vector should examine the MID Flag to determine the cause of the interrupt. If the MID Flag is set to " 1 ", an MID interrupt has occurred, and if the MID Flag is set to " 0 ", an Arithmetic Overflow interrupt has occurred. The portion of this interrupt subroutine that handles MID interrupts should always, before returning from the subroutine, reset the MID Flag to " 0 ".

The MID interrupt has basically two applications. The MID opcodes can be considered to be illegal opcodes. The MID interrupt is then used to detect errors of this nature. The second, and primary application of the MID interrupt, is to allow the definition of additional instructions for the TMS 9995. MID opcodes are used as the opcodes for these macro instructions. Software in the MID interrupt service routine emulates the execution of these instructions. The benefit of this implementation of macros is that the macro instructions can be implemented in microcode in future processors and software will then be directly transportable to these future processors.

Note that the TMS 9995 interrupt request processing sequence does create some difficulties for re-entrant usage of MID interrupt macro instructions. In general, to avoid possible errors, MID interrupt macro instructions should not be used in the NMI and Level 1 interrupt subroutines, and should only be used in the Reset subroutine if Reset is a complete initialization of the system.

### 2.3.2.2.2 Arithmetic Overflow Interrupt

The occurrence of an arithmetic overflow condition, defined as status register bit 4 (ST4) getting set to one (see Table 7. for those conditions that set ST4 to one), can cause the Level 2 interrupt to be requested. Note that this request will be granted immediately after the instruction that caused the overflow condition. The TMS 9995 services this request exactly according to the basic sequence previously described with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2.

In addition to being maskable with the interrupt mask, the Level 2 overflow interrupt request is enabled/disabled by status register bit 10 (ST10), the Arithmetic Overflow Enable Bit (i.e., ST10 $=1$ enables overflow interrupt request; ST10 $=0$ disables overflow interrupt request). If servicing the overflow interrupt request is temporarily overridden by servicing of a higher priority interrupt, the occurrence of the overflow condition will be retained in the contents of the status register, i.e., ST4 $=1$, which is saved by the higher priority context switch. Returning from the higher priority interrupt subroutine via an RTWP instruction causes the overflow condition to be reloaded into status register bit ST4 and the overflow interrupt to be requested again (upon completion of RTWP instruction). The arithmetic overflow interrupt subroutine must reset ST4 or ST10 to zero in the status word saved in register 15 before the routine is complete to prevent generating another overflow interrupt immediately after the return.

It should also be noted that the Level 2 arithmetic overflow interrupt shares its trap vector with the MID interrupt. Section 2.3.2.2.1 describes how the interrupt subroutine beginning with the PC of this vector can determine the cause of the interrupt.

### 2.3.2.2.3 Decrementer Interrupt

The occurrence of an interrupt request by the decrementer (see Section 2.3.1.2.2) will cause the Level 3 internal interrupt request latch to get set. This latch is similar to those for Levels 1 and 4 in that it is reset by servicing a Reset interrupt or when the context switch for its associated interrupt level occurs (Figure 17).

The Level 3 internal interrupt request latch being set constitutes a request for a Level 3 interrupt, and the TMS 9995 services this request exactly according to the basic sequence previously described with the priority level, trap vector location, and enabling/resulting status register interrupt mask values as defined in Table 2.

### 2.3.3 Communication Register Unit Interface

The TMS 9995 accomplishes bit I/O of varying field width through the use of the Communications Register Unit (CRU). In applications demanding a bit-oriented I/O interface, the CRU performs its most valuable act: transferring a specified number of bits to or from memory and a designated device. Thus, the CRU is simply a linking mechanism between memory and peripherals.

Acting as a shift register, the CRU is a separate hardware structure of the TMS 9995 microprocessor. This structure can serially transfer up to 16 bits of data between the CPU and a specified device in a single operation. The 32768-bit CRU address space may be divided into any combination of devices, each containing any number of input or output bits. When given the bit address of a device, the CRU can test or modify any bit in that unit. Several consecutive addresses can be occupied by a device. These CRU applications are controlled by single and multiple-bit 9995 instructions.

Single-bit instructions facilitate the testing or modification of a particular bit in a device. The device in which a bit is to be tested (TB), set to zero (SBZ), or set to one (SBO) is designated by the sum of the value in Register 12 and an 8 -bit signed displacement value included as an operand of that instruction. Details of these instructions are given in Section 4.5.7.

Multiple-bit instructions control the serial transfer of up to 16 bits between memory and peripherals. The device with which communication is to take place is addressed by Register 12. The memory address to or from which data is to be transferred, as well as the number of bits to be transferred are included as operands of the multiplebit instruction. Details of these instructions are given in Section 4.5.6.

The signals used in the TMS 9995 interface to the CRU are shown in Figure 18. The CRU address map is shown in Figure 19.


NOTE:
00.02 are used to distinguish batween CRU and externat instruction cycies. If external instructions are not used in a syitem, DO D2
ore not necemery in the CRU intertace

FIGURE 18 - TMS9995 CRU INTERFACE


NOTE: These hex addresses are the software base addresses and are obtained by placing the $\mathbf{1 5 - b i t}$ Address Bus CRU bit address in a $\mathbf{1 6 - b i t}$ field, left-justifying the 15 bits in the field, and setting the LSB of the field to zero.

FIGURE 19 - CRU ADDRESS MAP

The concept of "CRU space" is the key to CRU operations. An ideological area exists in which peripheral devices reside in the form of an address. The CRU space is this ideological area; it has monotonically increasing bit addresses. Each bit represents a bistable I/O point which can be read from or written to. CRU address space and memory address space are independent of each other. Memory space is byte-addressable, and CRU space is bitaddressable. Therefore, a desired device is accessed by placing its software base address in Register 12 and exercising the CRU commands.

CRU nomenclature is built around the four address types involved in its operation. The software base address, hardware base address, address displacement, and CRU bit address interact to link memory to peripherals in bit-serial communication via the CRU.

The software base address consists of the entire 16 bits of R12. In R12, the programmer loads twice the value of the CRU hardware address of the device with which he wishes to communicate. Because only bits 0 through 14 of Register 12 are placed on the address bus, the programmer needs to shift the hardware base address left one position (equivalent to multiplying by two).

Bits 0 through 14 of Register 12 form the hardware base address. For the single-bit instructions, the hardware base address is added to the address displacement to obtain the CRU bit address. For multiple-bit instructions the hardware base address is the CRU bit address.

### 2.3.3.1 External CRU Devices

To input a data bit from an external (off-chip) CRU device, the TMS 9995 first outputs the appropriate address on AO-A14. The TMS 9995 leaves $\overline{M E M E N}$ high, outputs logic zeroes on DO-D2, strobes $\overline{\mathrm{DBIN}}$, and reads in the data bit on CRUIN. Completion of each CRU input cycle and/or generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3. Timing relationships of the CRU input cycle are shown in Figure 20.


FIGURE 20 - TMS9995 CRU INPUT CYCLE
To output a data bit to an external (off-chip) CRU device, the TMS 9995 first outputs the appropriate address on AO-A14. The TMS 9995 leaves MEMEN high, outputs logic zeroes on DO-D2, outputs the data bit on A15/ CRUOUT, and strobes $\overline{W E} / \overline{C R U C L K}$. Completion of each CRU output cycle and/or generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3. Timing relationships of the CRU output cycle are shown in Figure 21.

For multiple-bit transfers, these input and output cycles are repeated until transfer of the entire field of data bits specified by the CRU instruction being executed has been accomplished.


FIGURE 21 - TMS9995 CRU OUTPUT CYCLE

### 2.3.3.1.1 Single-Bit CRU Operations

The TMS 9995 performs three single-bit CRU functions: Test Bit (TB), Set Bit to One (SBO), and Set Bit to Zero (SBZ). The SBO instruction performs a CRU output cycle with logic one for the data bit, and the SBZ instruction performs a CRU output cycle with logic zero for the data bit. A TB instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (bit ST2, the EQUAL bit).

The TMS 9995 develops a CRU bit address for the single-bit operations from the CRU base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The base address from WR12 is added to the signed displacement specified in the instruction and the result is placed onto the address bus. Figure 22 illustrates the development of a single-bit CRU address.


FIGURE 22 - SINGLE BIT CRU ADDRESS DEVELOPMENT

### 2.3.3.1.2 Multiple Bit CRU Operations

The TMS 9995 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 23. Although the figure illustrates a full 16-bit transfer operation, any number of bits from 1 through 16 may be involved.


FIGURE 23 - LDCR/STCR DATA TRANSFERS

The LDCR instruction fetches a word from memory and right shifts it to serially transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. Register 12, bits 0 through 14, defines the starting bit address. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits; that is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest bit in the CRU field.

A STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero. When the input from the CRU device is complete, the lowest addressed bit from the CRU is in the leastsignificant bit position in the memory word or byte.

### 2.3.3.2 Internal CRU Devices

Access of internal (on-chip) CRU devices is transparent to the TMS 9995 CRU instructions. Data can be input from and output to the bits of the internal CRU devices simply by using the appropriate CRU addresses to access these bits.

The TMS 9995 will indicate to the external world when these internal CRU bit accesses are occurring by asserting the same signals used for accessing external CRU devices (see Figure 18). The timing of these signals for internal CRU input and output cycles will be identical to the timing for external CRU input and output cycles (see Figure 20 and 21) except that during internal CRU cycles, the READY input is ignored, i.e., Wait states cannot be generated, and, during internal CRU input cycles, the TMS 9995 will ignore the CRUIN input signal. The internal bit being input will not be available to the external world on CRUIN.
The functional characteristics of the internal CRU devices are described in the foliowing paragraphs.

### 2.3.3.2.1 Flag Register

Accessible via CRU input and output instructions that are executed to dedicated internal CRU bit addresses (see Figure 19) is the internal Flag Register. The 16 -bit Flag Register contains both predefined TMS 9995 systems flags and user-definable flags as detailed in Table 3. The predefined system flags are the configuration bit for the Decrementer, the Decrementer enable bit, and the internal interrupt request latch CRU inputs. Note that CRU output operations to the internal interrupt request latch Flag addresses will not cause these latches to be either set or reset. These Flag bits are input only and allow the presence of these interrupt requests to be detected when the occurrence of the interrupts themselves is inhibited by the value of the interrupt mask in the status register.

### 2.3.3.2.2 MID Flag

Accessible via CRU input and output instructions that are executed to a dedicated internal CRU bit address (see Figure 19) is the MID Flag. The MID Flag is set to one by a MID interrupt, and reset to zero by the software of the MID interrupt routine (see Section 2.3.2.2.1). Note that setting the MID Flag to one with a CRU instruction will not cause the MID interrupt to be requested.

### 2.3.4 External Instructions

The TMS 9995 has five external instructions (see Table 4) that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 990 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. Execution of an IDLE instruction causes the TMS 9995 to enter the Idle state and remain in this state until a request occurs for an interrupt level that is not masked by the current value of the interrupt mask in the status register. (Note that the Reset and NMI interrupt levels are not masked by any interrupt mask value.) When any of these five instructions are executed by the TMS 9995, the TMS 9995 will use the CRU interface (see Figure 18) to perform a cycle that is identical to a single-bit CRU output cycle (see Figure 21) except for the following: (1) the address being output will be non-specific, (2) the data bit being output will be non-specific, (3) a code, specified in Table 4, will be output on DO-D2 to indicate the external instruction being executed. Note that completion of each external instruction andfor generation of Wait states is determined by the READY input as detailed in Section 2.3.1.3.

| BIT | CRU BIT ADDRESS ${ }^{\dagger}$ | DESCRIPTION |
| :---: | :---: | :---: |
| FLAGO | 1EEO | Set to 0: Decrementer configured as Interval Timer. <br> Set to 1: Decrementer configured as Event Counter. |
| FLAG1 | 1EE2 | Set to 0: Decrementer not enabled <br> Set to 1: Decrementer enabled (will decrement and can set internal latch that requests a level 3 interrupt). |
| FLAG2 | 1EE4 | Level 1 Internal Interrupt Request <br> Latch CRU Input (Input-only). <br> 0 : Level 1 request not present <br> 1: Level 1 request present |
| FLAG3 | 1EE6 | Level 3 Internal Interrupt Request <br> Latch CRU Input (Input-only). <br> 0 : Level 3 request not present <br> i: Level 3 request present |
| FLAG4 | 1EE8 | Level 4 Internal Interrupt Request <br> Latch CRU Input (Input-only). <br> 0 : Level 4 request not present <br> 1: Level 4 request present |
| flag5 <br> FLAG6 <br> FLAG7 <br> FLAG8 <br> FLAG9 <br> FLAGA <br> FLAGB <br> FLAGC <br> FLAGD <br> flage <br> FLAGF | 1EEA <br> 1EEC <br> 1EEE <br> 1EFO <br> 1EF2 <br> 1EF4 <br> 1EF6 <br> 1EF8 <br> 1EFA <br> 1EFC <br> 1EFE | User Defined |

$t$ These hex numbers are those obtained by placing the $\mathbf{1 5}$-bit Address Bus CRU address in a $\mathbf{1 6}$-bit field, left justifying the 15 bits in the fieid, and serting the LSB of the field to zero.

TABLE 4 - TMS 9995 EXTERNAL INSTRUCTION CODES

| INSTRUCTION | CODE DURING CYCLE |  |  |
| :---: | :---: | :---: | :---: |
|  | DO | D1 | D2 |
| CRU: <br> SBO, SBZ, TB, <br> LDCR ORSTCR | 0 | 0 | 0 |
| IDLE | 0 | 1 | 0 |
| RSET | 0 | 1 | 1 |
| CKON | 1 | 0 | 1 |
| CKOF | 1 | 1 | 0 |
| LREX | 1 | 1 | 1 |

When the TMS 9995 is in the Idle state, cycles with the Idle code.will occur repeatedly until a request for an interrupt level that is not masked by the interrupt mask in the status register occurs.

A Hold state can occur during an Idle state, with entry to and return from the Hold state occurring at the ldie code cycle boundaries. (See Section 2.3.1.1.3 for details of entry to and return from the Hold state.)

### 2.3.5 TMS 9995 Internal ALU/Other Operation Cycles

When the TMS 9995 is performing an operation internally and is not using the memory, CRU, or external instruction interfaces ${ }^{\dagger}$ or is not in the Hold state, the TMS 9995 will, for as many CLKOUT cycles as needed, do the following with its interface signals:
(1) Output a rion-specific address on A0-A14 and A15/CRUOUT
(2) Output non-specific data on DO-D7
(3) Output logic level high on $\overline{M E M E N}, \overline{\mathrm{DBIN}}$, and $\overline{\text { WE }} / \overline{\mathrm{CRUCLK}}$
(4) Output logic level low on IAQ/HOLDA, and
(5) Ignore the READY and CRUIN inputs.

The HOLD input is still active, however, as the TMS 9995 can enter a Hold state while performing an internal ALU/other operation. Also, all interrupt inputs are still active.
$\dagger$ Internal memory space and internal CRU device accesses are defined as using the memory and CRU interfaces.

TMS 9995 MICROCOMPUTER

INSTRUCTION SET

## 4. TMS 9995 INSTRUCTION SET

### 4.1 DEFINITION

Each TMS 9995 instruction performs one of the following operations:

- Arithmetic, logical, comparison, or manipulation operations on data
- Loading or storage of internal registers (program counter, workspace pointer, or status)
- Data transfer between memory and external devices via the CRU
- Control functions


### 4.2 ADDRESSING MODES

The TMS 9995 instructions contain a variety of available modes for addressing random memory data, e.g., program parameters and flags, or formatted memory data (character strings, data lists, etc.). These addressing modes are:

- Workspace Register Addressing
- Workspace Register Indirect Addressing
- Workspace Register Indirect Auto Increment Addressing
- Symbolic (Direct) Addressing
- Indexed Addressing
- Immediate Addressing
- Program Counter Relative Addressing
- CRU Relative Addressing

The following figures graphically describe the derivation of effective address for each addressing mode. The applicability of addressing modes to particular instructions is described in Section 4.5 along with the description of the operations performed by each instruction. The symbols following the names of the addressing modes (R, *R, *R+, @LABEL or @TABLE (R) are the general forms used by TMS 9995 assemblers to select the addressing modes for register R.

### 4.2.1 Workspace Register Addressing, R

Workspace Register $R$ contains the operand


The Workspace Register addressing mode is specified by setting the two-bit T-field ( $T_{S}$ or $T_{D}$ ) of the instruction word equal to 00.

### 4.2.2 Workspace Register Indirect Addressing, *R

Workspace Register R contains the address of the operand.


The Workspace Register Indirect addressing mode is specified by setting the two-bit T-field (TS or $T_{D}$ ) in the instruction word equal to 01.

### 4.2.3 Workspace Register Indirect Auto Increment Addressing, *R+

Workspace Register $R$ contains the address of the operand. After acquiring the addiess of the operand, the contents of. Workspace Register $R$ are incremented.


The Workspace Register Indirect Auto Increment addressing mode is specified by setting the two-bit T-field (TS or $T_{D}$ ) in the instruction word equal to 11.

### 4.2.4 Symbolic (Direct) Addressing, @LABEL

The word following the instruction contains the address of the operand.


The Symbolic addressing mode is specified by setting the two-bit $T$-field ( $T_{S}$ or $T_{D}$ ) in the instruction word equal to 10 and setting the corresponding $S$ or $D$ field equal to 0 .

### 4.2.5 Indexed Addressing, @TABLE (R)

The word following the instruction contains the base address. Workspace Register $R$ contains the index value. The sum of the base address and the index value results in the effective address of the operand.


The indexed addressing mode is specified by setting the two-bit $T$-field ( $T_{S}$ or $T_{D}$ ) of the instruction word equal to 10 and setting the corresponding $S$ or $D$ field not equal to 0 . The value in the $S$ or $D$ field is the register which contains the index value.

### 4.2.6 Immediate Addressing

The word following the instruction contains the operand.


### 4.2.7 Program Counter Relative Addressing

The eight-bit signed displacement in the right byte (bits 8 through 15) of the instruction is multiplied by 2 and added to the updated contents of the program counter. The result is placed in the PC.


### 4.2.8 CRU Relative Addressing

The eight-bit signed displacement in the right byte of the instruction is added to the CRU base address (bits 0 through 14 of workspace register 12). The result is the CRU address of the selected CRU bit.


### 4.3 DEFINITION OF TERMINOLOGY

The terminology used in describing the instructions of the TMS 9995 is defined in Table 6.

### 4.4 STATUS REGISTER MANIPULATION

Various TMS 9995 machine instructions affect the status register. Figure 5 shows the status register bit assignments. Table 7 lists the instructions and their effect on the status register.

### 4.5 INSTRUCTIONS

### 4.5.1 Dual Operand Instructions with Multiple Addressing for Source and Destination Operand



If $B=1$, the operands are bytes and the operand addresses are byte addresses. If $B=0$, the operands are words and the LSB of the operand address is ignored.

The addressing mode for each operand is determined by the T-field of that operand.

| TS or TD | S or $\mathbf{D}$ | ADDRESSING MODE | NOTES |
| :---: | :---: | :--- | :---: |
| 00 | $0,1 \ldots 15$ | Workspace register | 1 |
| 01 | $0,1 \ldots 15$ | Workspace register indirect |  |
| 10 | 0 | Symbolic | 4 |
| 10 | $1,2 \ldots 15$ | Indexed | 2,4 |
| 11 | $0,1 \ldots 15$ | Workspace register indirect | 3 |

NOTES: 1. When a workspace register is the operand of a byte instruction (bit $3=1$ ), the left byte (bits 0 through 7 ) is the operand and the right byte (bits 8 through 15) is unchanged.
2. Workspace register 0 may not be used for indexing.
3. The workspace register is incremented by 1 for byte instructions (bit $3=1$ ) and is incremented by 2 for word instructions (bit $3=0$ ).
4. When $T_{S}=T_{D}=10$, two words are required in addition to the instruction word. The first word is the source operand base address and the second word is the destination operand base address.

TABLE 6 - DEFINITION OF TERMINOLOGY

| TERM | DEFINITIONS |
| :---: | :---: |
| B <br> C <br> D <br> DA | Byte Indicator ( $1=$ byte; $0=$ word $)$ <br> Bit Count <br> Destination address register <br> Destination address |
| IOP <br> LSB ( n ) <br> MSB ( $n$ ) <br> N | Immediate operand <br> Least-significant (right most) bit of (n) <br> Most-significant (left most) bit of ( n ) <br> Don't care |
| PC <br> Result <br> S <br> SA <br> ST | Program Counter <br> Result of operation performed by instruction <br> Source address register <br> Source address <br> Status register |
| $\begin{aligned} & \text { STn } \\ & \text { TD } \\ & \text { TS } \\ & \text { W } \end{aligned}$ | Bit $n$ of status register <br> Destination address modifier <br> Source address modifier <br> Workspace register |
| WRn <br> (n) <br> $a \rightarrow b$ <br> $\|n\|$ | Workspace register $n$ <br> Contents of $n$ <br> $a$ is transferred to $b$ <br> Absolute value of $n$ |
| AND <br> OR | Arithmetic addition <br> Arithmetic subtraction <br> Logical AND <br> Logical OR |
| $\oplus$ $\bar{n}$ | Logical exclusive $O R$ <br> Logical complement of $n$ <br> Arithmetic multiplication |

TABLE 7 - STATUS REGISTER BIT DEFINITIONS ${ }^{\dagger}$

| BIT | NAME | INSTRUCTION AND/OR INTERRUPT | CONDITION TO SET BIT TO 1, OTHERWISE SET TO O FOR INSTRUCTION LISTED. <br> ALSO, THE EFFECT OF OTHER INSTRUCTIONS AND INTERRUPTS |
| :---: | :---: | :---: | :---: |
| STO | Logical <br> Greater <br> Than | C, CB | $\begin{aligned} & \text { If MSB }(S A)=1 \text { and } M S B(D A)=0 \text {, or } \\ & \text { If } M S B(S A)=M S B(D A) \text { and MSB of } \\ & {[(D A)-(S A)]=1 \text {. }} \end{aligned}$ |
|  |  | Cl | $\begin{aligned} & \text { If MSB }(W)=1 \text { and } M S B \text { of } I O P=0 \text {, or } \\ & \text { if MSB }(W)=M S B \text { of } 1 O P \text { and MSB of } \\ & {[1 O P-(W)]=1 \text {. }} \end{aligned}$ |
|  |  | ABS, LDCR | If (SA) $\neq 0$ |
|  |  | RTWF | If bit (0) of WR15 is 1 |
|  |  | LST | If bit (0) of selected WR is 1 |
|  |  | $A, A B, A I, A N D I$, DEC, DECT, LI, MOV, MOVB, NEG, ORI, S, SB. DIVS, MPYS, INC, INCT, INV, SLA, SOC, SOCB, SRA, SRC, SRL, STCR, SZC, SZCB, XOR | If result $=0$ |
|  |  | Reset Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and interrupts | Do not affect the status bit (see Note 1) |
| ST1 | Arithmetic <br> Greater <br> Than | C, CB | If MSB (SA) $=0$ and $M S B(D A)=1$, or If MSB (SA) = MSB (DA) and MSB of $[(D A)-(S A)]=1$. |
|  |  | Cl | $\begin{aligned} & \text { If MSB }(W)=0 \text { and MSB of } 1 O P=1 \text {, or } \\ & \text { if MSB }(W)=M S B \text { of } 1 O P \text { and } M S B \text { of } \\ & {[1 O P-(W)]=1 \text {. }} \end{aligned}$ |
|  |  | ABS, LDCR | If MSB (SA) $=0$ and $(S A) \neq 0$ |
|  |  | RTWP | If bit (1) of WR15 is 1 |
|  |  | LST | If bit (1) of selected WR is 1 |
|  |  | $A, A B, A I, A N D I$, DEC, DECT, LI, MOV, MOVB, NEG, ORI, S, SB, DIVS, MPYS, INC, INCT, INV, SLA, SOC, SOCB, SRA, SRC, SRL, STCR, SZC, SZCB, XOR | If MSB of result $=0$ and result $\neq 0$ |
|  |  | Reset Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and interrupts | Do not affect the status bit (see Note 1) |

See Table 6 for definitions of terminology used in this table.

TABLE 7 - STATUS REGISTER BIT DEFINITIONS (Continued)

| BIT | NAME | INSTRUCTION AND/OR INTERRUPT | CONDITION TO SET BIT TO 1, OTHERWISE SET TO O FOR INSTRUCTION LISTED. <br> ALSO, THE EFFECT OF OTHER INSTRUCTIONS AND INTERRUPTS |
| :---: | :---: | :---: | :---: |
| ST2 | Equal | C, CB | If $(S A)=(D A)$ |
|  |  | Cl | If $(\mathrm{W})=10 \mathrm{P}$ |
|  |  | COC | If (SA) and $(\overline{D A})=0$ |
|  |  | CZC | If (SA) and (DA) $=0$ |
|  |  | TB | If CRUIN = 1 for addressed CRU bit |
|  |  | ABS, LDCR | If (SA) $=0$ |
|  |  | RTWP | If bit (2) of WR15 is 1 |
|  |  | LST | If bit (2) of selected WR is 1 |
|  |  | A, AB, AI, ANDI, DEC, DECT, LI, MOV, MOVB, NEG, ORI, S, SB, DIVS, MPYS, INC, INCT, INV, SLA, SOC, SOCB, SRA, SRC, SRL, STCR, SZC, SZCB, XOR | If result $=0$ |
|  |  | Reset Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and interrupts | Do not affect the status bit (see Note 1) |
| ST3 | Carry | $A, A B, A B S, A I$, DEC, DECT, INC, INCT, NEG, S, SB | If CARRY OUT $=1$ |
|  |  | $\begin{aligned} & \text { SLA, SRA, SRL, } \\ & \text { SRC } \end{aligned}$ | If last bit shifted out $=1$ |
|  |  | RTWP | If bit (3) of WR15 is 1 |
|  |  | LST | If bit (3) of selected WR is 1 |
|  |  | Reset Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and interrupts | Do not affect the starus bit (see Note 1) |
| ST4 | Overflow | A, AB | If MSB (SA) = MSB (DA) and MSB of result $\neq$ MSB (DA) |
|  |  | AI | If MSB (W) = MSB of 10 P and MSB of result $\neq$ MSB $(W)$ |
|  |  | S, SB | If MSB (SA) $\neq$ MSB (DA) and MSB of result $\neq$ MSB (DA) |
|  |  | DEC, DECT | If MSB (SA) $=1$ and MSB of result $=0$ |
|  |  | INC, INCT | If MSB (SA) $=0$ and MSB of result $=0$ |
|  |  | SLA | If MSB changes during shift |
|  |  | DIV | If MSB $(S A)=0$ and MSB $(D A)=1$, or if MSB $(S A)=$ MSB $(D A)$ and MSB of $[(D A)-(S A)]=0$ |
|  |  | DIVS | If the quotient cannot be expressed as a signed 16 bit quantity $(800016$ is a valid negative number) |
|  |  | ABS, NEG | If (SA) $=8000{ }_{16}$ |
|  |  | RTWP | If bit (4) of WR15 is 1 |
|  |  | LST | If bit (4) of selected WR is 1 |
|  |  | Reset Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and interrupts | Do not affect the status bit (see Note 1) |

TABLE 7 - STATUS REGISTER BIT DEFINITIONS (Conciuded)

| BIT | NAME | INSTRUCTION AND/OR INTERRUPT | CONDITION TO SET BIT TO 1, OTHERWISE SET TO O FOR INSTRUCTION LISTED. <br> ALSO, THE EFFECT OF OTHER INSTRUCTIONS AND INTERRUPTS |
| :---: | :---: | :---: | :---: |
| ST5 | Odd <br> Parity | CB, move | If (SA) has odd number of 1's |
|  |  | LDCR | If $1 \leq \mathrm{C} \leq 8$ and (SA) has odd number of 1 's. If $\mathrm{C}=0$ or $9 \leq \mathrm{C} \leq 15$, does not affect the status bit. |
|  |  | STCR | If $1 \leq \mathrm{C} \leq 8$ and the stored bits have an odd number of 1 's. If $\mathrm{C}=0$ or $9 \leq \mathrm{C} \leq 15$, does not affect the status bit. |
|  |  | $\begin{aligned} & \text { AB, SB, SOCB, } \\ & \text { SZCB } \end{aligned}$ | If result has odd number of 1 's. |
|  |  | RTWP | If bit (5) of WR15 is 1 |
|  |  | LST | If bit (5) of selected WR is 1 |
|  |  | Reset interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and Interrupts | Do not affect the status bit (see Note 1) |
| ST6 | XOP | XOP | If XOP instruction is executed |
|  |  | RTWP | If bit (6) of WR15 is 1 |
|  |  | LST | If bit (6) of selected WR is 1 |
|  |  | Reset Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions and interrupts | Do not affect the status bit (see Note 1) |
| ST7 | Unused Bits | RTWP | If corresponding bit of WR15 is 1 |
| ST8 |  | LST | If corresponding bit of selected WR is 1. |
| ST9 <br> and |  | XOP, Any <br> Interrupt | Unconditionally sets each of these status bits to 0 |
| ST11 |  | All other instructions | Do not affect these status bits (see Note 1) |
| ST10 | Arithmetic <br> Overflow <br> Enable | RTWP | If bit (10) of WR is 1 |
|  |  | LST | If bit (10) of selected WR is 1 |
|  |  | XOP, Any <br> Interrupt | Unconditionally sets status bit to 0 |
|  |  | All other instructions | Do not affect the status bit (see Note 1) |
| ST12 <br> ST13 <br> ST14 <br> and <br> ST15 | Interrupt Mask | LIMI | If corresponding bit of IOP is 1 |
|  |  | RTWP | If corresponding bit of WR15 is 1 |
|  |  | LST | If corresponding bit of selected WR is 1. |
|  |  | RST, Reset and NMI Interrupts | Unconditionally sets each of these status bits to 0 |
|  |  | All other interrupts | If ST12 - ST15 $=0$, no change <br> If ST12 $=$ ST15 $\neq 0$, set to one <br> Less than level of the interrupt trap taken |
|  |  | All other instructions | Do not affect these status bits (see Note 1) |

JTE 1: The $X$ instruction itself does not affect any status bit; the instruction executed by the $X$ instruction sets status bits as defined fol that instruction.

4.5.2 Dual Operand Instructions with Multiple Addressing Modes for the Source Operand and Workspace Register Addressing for the Destination


The addressing mode for the source operand is determined by the TS field.

| TS | $\mathbf{S}$ | ADDRESSING MODE | NOTES |
| :--- | :--- | :--- | :--- |
| 00 | $0.1 \ldots 15$ | Workspace register |  |
| 01 | $0,1 \ldots 15$ | Workspace register indirect |  |
| 10 | 0 | Symbolic | 1 |
| 10 | $1,2 \ldots 15$ | Indexed | 2 |
| 11 | $0.1 \ldots 15$ | Workspace register indirect auto increment |  |

NOTES: 1. Workspace register 0 may not be used for indexing.
2. The workspace register is incremented by 2.


### 4.5.3 Signed Multiply and Divide Instructions

| General | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

The addressing mode for the source operand is determined by the TS field.

| TS | $\mathbf{S}$ | ADDRESSING MODE | NOTES |
| :--- | :--- | :--- | :--- |
| 00 | $0,1 \ldots 15$ | Workspace register | 1 |
| 01 | $0,1 \ldots 15$ | Workspace register indirect | 1 |
| 10 | 0 | Symbolic | 1 |
| 10 | $1,2 \ldots 15$ | Indexed | 1,2 |
| 11 | $0,1 \ldots 15$ | Workspace register indirect <br> auto increment | 1,3 |

NOTES: 1. Workspace registers 0 and 1 contain operands used in the signed multiply and divide operations.
2. Workspace register 0 may not be used for indexing.
3. The workspace register is incremented by 2.


### 4.5.4 <br> Extended Operation (XOP) Instruction

General

Format:: | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 1 |  | 0 |  | $T_{S}$ |  | $S$ |  |  |  |

The TS and S fields provide multiple mode addressing capability for the source operand. When the XOP is executed, the following transfers occur:

$$
\begin{aligned}
& (4016+4 D) \longrightarrow(W P) \\
& (4216+4 D) \longrightarrow \text { (new WR }) \\
& S A \longrightarrow \text { (new WR } 13 \text { ) } \\
& \text { (old } W P) \longrightarrow \text { (new WR14) } \\
& \text { (old } P C) \longrightarrow \text { (new WR15) } \\
& \text { (old } S T) \longrightarrow \longrightarrow \text { (n) }
\end{aligned}
$$

After these transfers have been made, ST6 is set to one, and ST7, ST8, ST9, ST10 (Overflow Interrupt Enable), and ST11 are all set to zero.

The TMS 9995 does not service interrupt trap requests (except for the Reset and NMI Requests) at the end of the XOP instruction.

| General | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

The TS and S fields provide multiple mode addressing capability for the source operand.


* Operand is compared to zero for status bit.
** If additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the TMS 9995 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.


### 4.5.6 CRU Multiple-Bit Instruction



The C field specifies the number of bits to be transferred. If $\mathrm{C}=0,16$ bits will be transferred. The CRU base register (WR12, bits 0 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR 12 are not affected. TS and S provide multiple mode addressing capability for the source operand. If eight or fewer bits are transferred ( $C=1$ through 8), the source address is a byte address. If nine or more bits are transferred ( $C=0,9$ through 15), the source address is a word address. If the source is addressed in the workspace register indirect auto increment mode, the workspace register is incremented by one if $C=1$ through 8 , and is incremented by two otherwise. If the source is addressed in the register mode, and if the transfer is eight bits or less, bits 8 - 15 are unchanged.

| MNEMONIC | OP CODE |  |  |  |  |  | MEANING | $\qquad$ | status BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 |  |  |  |  |
| LDCR | 0 | 0 | 1 | 1 | 0 | 0 | Load communication register | Yes | 0-2, ${ }^{*}$ | Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU. |
| STCR | 0 | 0 | 1 | 1 |  | 1 | Store communication register | Yes | 0-2,5* | Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0 . |

- ST5 is affected only if $1 \leqslant C \leqslant 8$.


### 4.5.7 CRU Single-Bit Instructions

| General | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format: |  |  |  | OP CODE |  |  |  |  |  |  | SIGNED DISPLACEMENT |  |  |  |  |  |

The signed displacement is added to the contents of WR12 (bits $0-14$ ) to form the address of the CRU bit to be selected.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |  |
| SBO | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | Set bit to one | - | Set the selected output bit to 1 . |
| SBZ | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Set bit to zero | - | Set the selected output bit to 0 . |
| TB | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Test bit | 2 | If the selected CRU input bit = 1, set ST2; if the selected CRU input $=0$, set ST2 $=0$. |

### 4.5.8 Jump Instructions

| General | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format: |  |  |  | OP CODE |  |  |  |  |  |  | SIGNED DISPLACEMENT |  |  |  |  |  |

Jump instructions cause the PC to be loaded with the value selected by PC relative addressing if the bits of $S T$ are at specified values. Otherwise, no operation occurs and the next instruction is executed since the $P \mathrm{C}$ points to the next instruction. The signed displacement field is a word count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words from memory-word address following the jump instruction.

No ST bits are affected by jump instructions.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | ST CONDITION TO LOAD PC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |
| JEO | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | Jump equal | ST2 $=1$ |
| JGT | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Jump greater than | $S T 1=1$ |
| JH | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | Jump high | $S T 0=1$ and ST2 $=0$ |
| JHE | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Jump high or equal | STO $=1$ or ST2 $=1$ |
| JL | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Jump low | $\mathrm{STO}=0$ and ST2 $=0$ |
| JLE | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Jump low or equal | STO $=0$ or ST2 $=1$ |
| JLT | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Jump less than | $\mathrm{ST} 1=0$ and $\mathrm{ST} 2=0$ |
| $J M P$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Jump unconditional | Unconditional |
| JNC | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | Jump no carry | ST3 $=0$ |
| JNE | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Jump not equal | ST2 $=0$ |
| JNO | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | Jump no overflow | ST4 $=0$ |
| JOC | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Jump on carry | $\mathrm{ST} 3=1$ |
| JOP | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | Jump odd parity | ST5 $=1$ |

### 4.5.9 Shift Instructions



If $\mathrm{C}=0$, bits 12 through 15 of WRO contain the shift count. If $\mathrm{C}=0$ and bits 12 through 15 of WRO $=0$, the shift count is 16 .

| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | $\qquad$ | $\begin{aligned} & \text { STATUS } \\ & \text { BITS } \\ & \text { AFFECTED } \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |  |  |
| SLA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Shift left arithmetic | Yes | 0-4 | Shift (W) left. <br> Fill vacated bit positions with 0 . |
| SRA | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Shift right arithmetic | Yes | 0.3 | Shift (W) right. <br> Fill vacated bit positions with original MSB of (W). |
| SRC | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Shift right circular | Yes | 0.3 | Shift (W) right. <br> Shift previous LSB into MSB. |
| SRL | 0 | 0 | 0 | 0 | 1 |  | 0 | 1 | Shift right logical | Yes | 0-3 | Shift (W) right. <br> Fill vacated bit positions with 0's. |

4.5.10 Immediate Register Instructions

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General | OP CODE |  |  |  |  |  |  |  |  |  |  | 0 |  |  |  |  |
| Format: | 10 P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  | MEANING | RESULT COMPARED TO 0 | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |  |  |  |
| AI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Add immediate | Yes | 0-4 | $(W)+108 \rightarrow(W)$ |
| ANDI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | AND immediate | Yes | 0-2 | (W) AND $1 O P \rightarrow$ (W) |
| Cl | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Compare immediate | Yes | 0.2 | Compare (W) to IOP and set appropriate status bits. |
| $L 1$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Load immediate | Yes | 0-2 | $10 \mathrm{P} \rightarrow(\mathrm{W})$ |
| ORI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | OR immediate | Yes | 0-2 | (W) OR $1 O P \rightarrow(W)$ |

### 4.5.11 Internal Register Load Immediate Instructions

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General | OP CODE |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 |
| Format: | IOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  | MEANING | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |  |
| LWPI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | Load workspace pointer immediate | $10 P \rightarrow(W P)$, no ST bits affected. |
| LIMI | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Load interrupt mask | IOP, bits 12 thru $15 \rightarrow$ ST12 thru ST15. |

4.5.12 Internal Register Load and Store Instructions


| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  |  | MEANING | $\begin{gathered} \text { STATUS } \\ \text { BITS } \\ \text { AFFECTED } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  |  |  |
| STST | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Store status Register | - | $(S T) \rightarrow(W)$ |
| LST | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Load status Register | 0-15 | $(W) \rightarrow(S T)$ |
| STWP | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Store workspace pointer | - | $(W P) \rightarrow(W)$ |
| LWP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | Load work space pointer | - | $(W) \rightarrow(W P)$ |

### 4.5.13 Return Workspace Pointer (RTWP) Instruction

| General | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The RTWP instruction causes the following transfers to occur:

$$
\begin{aligned}
& (W R 15) \rightarrow(S T) \\
& (W R 14) \rightarrow(P C) \\
& (W R 13) \rightarrow(W P)
\end{aligned}
$$

| General | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format: | OP CODE |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 |

External instructions cause three data lines (DO through D2) to be set to the levels described below, and the $\overline{\mathrm{WE}}$ / $\overline{\text { CRUCLK }}$ line to be pulsed, allowing external control functions to be initiated.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  |  |  |  | MEANING | STATUS BITS <br> AFFECTED | DESCRIPTION | OATA BUS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D0 | D1 | D2 |
| IDLE | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Idie | - | Suspend TMS 9995 instruction execution until an unmasked interrupt level request occurs. | L | H | L |
| RSET | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | Reset | 12-15 | Set ST12-ST15 to zero. | L | H | H |
| CKOF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | User defined | - | - | H | H | L |
| CKON | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | User defined | - | - | H | $L$ | H |
| LREX | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | User defined | - | - | H | H | H |

### 4.5.15 MID Interrupt Opcodes

The instruction opcodes that will cause an MID interrupt request (see Section 2.3.2.2) are (hex numbers):

| $0000-007 F$ | $0301-033 F$ |
| :--- | :--- |
| $00 A 0-017 F$ | $0341-035 F$ |
| $0210-021 F$ | $0361-037 F$ |
| $0230-023 F$ | $0381-039 F$ |
| $0250-025 F$ | $03 A 1-03 B F$ |
| $0270-027 F$ | $03 C 1-03 D F$ |
| 0290-029F | $03 E 1-03 F F$ |
| 02B0-02BF | $0780-07 F F$ |
| 02D0-02DF | $0 C 00-0 F F F$ |
| 02E1-02FF |  |

### 4.6 INSTRUCTION EXECUTION

### 4.6.1 Microinstruction Cycle

Each TMS 9995 instruction is executed by a sequence of machine states (microinstructions) with the length of each sequence depending upon the specific instruction being executed. Each microinstruction is completed in one CLKOUT cycle unless Wait states are added to a memory or CRU cycle. (Also, each external memory space access of a word and each external CRU cycle requires at least two CLKOUT cycles but will be accomplished with a single microinstruction).

### 4.6.2 Execution Sequence

The TMS 9995 incorporates an instruction prefetch scheme which minimizes, and in some cases eliminates, the time required to fetch the instruction from memory. Without the prefetch, a typical instruction execution sequence is as follows:
(1) Fetch instruction
(2) Decode instruction
(3) Fetch source operand, if needed
(4) Fetch destination operand, if needed
(5) Process the operands
(6) Store the results, if required

The TMS 9995 makes use of the fact that during Step 5 the memory interface is not required; therefore, the fetch of the next instruction can be accomplished in this time. This instruction is then decoded during the state(s) that is(are) required to store the results of the previous instruction, which creates even more execution overlap. Table 8 illustrates the case of maximum efficiency for an Add instruction (instruction opcodes and operands are located in the internal RAM). Note that it effectively takes only four machine states to perform all six steps.

TABLE 8 - EXECUTION SEQUENCE EXAMPLE

| STEP | STATE <br> COUNT | MEMORY CYCLE | INTERNAL FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 |  | Fetch Instruction | Process Previous Operands |
| 2 | 1 | Write Results | Decode Instruction |
| 3 | 2 | Fetch Source |  |
| 4 | 3 | Fetch Destination |  |
| 5 | 4 | Fetch Next Instruction | Add |
| 6 |  | Write Results | Decode Instruction |

It should be noted that the instruction prefetch scheme employed by the TMS 9995 can cause self-modifying software to execute incorrectly. Incorrect execution will result when an instruction is supposed to generate the opcode of the very next instruction to be executed. (The TMS 9995 will begin the fetch of the opcode of the next instruction before the currently executing instruction stores the results of its execution.)

### 4.6.3 TMS 9995 Instruction Execution Times

Instruction execution times for the TMS 9995 are a function of:
(1) Machine state time, $\mathrm{t}_{\mathrm{c} 2}$.
(2) The location of the instruction opcode (internal or external memory).
(3) The location of the workspace and the operand(s) (internal or external memory).
(4) Addressing mode used where operands can be fetched via multiple addressing modes.
(5) Number of Wait states introduced, as appropriate.

Table 9 lists the number of clock cycles required to execute each TMS 9995 instruction for various combinations of on-chip/off-chip location of instruction opcodes, operands, and workspace. (Other combinations can be extropolated from the ones listed.) For instructions with multiple addressing modes for either or both operands, Table 9 lists CLKOUT cycles and associated off-chip memory accesses with all operands addressed in the workspace register mode. To determine the total number of CLKOUT cycles and associated off-chip memory accesses required for other addressing modes, the appropriate values from Table " $A$ " (Table 10) are added to the base amounts for that instruction.

The total execution time for an instruction is:

```
T= tc2[C1 + C2 + W (XM1 + XM2)]
    where
        T = total instruction execution time
        tc2 = CLKOUT cycle time
        C1 = base CLKOUT cycles
        C2 = additional CLKOUT cycles for operand address
                derivation (values in Table" 'A" are for one
                operand only)
        W = number of Wait states per off-chip (byte length) memory cycle
        XM1 = base off-chip (byte length) memory cycles
        XM2 = additional off-chip (byte length) memory cycles
            for operand address derivation (values in Table " }\mp@subsup{A}{}{\prime\prime
            are for one operand only)
```

Several examples are listed in Table 11.

TABLE 9 - INSTRUCTION EXECUTION TIMES

| INSTRUCTION | Opcodes \& All Operands On Chip |  | Opcodes \& Immediate Operands Off Chip; All Other Operands On Chip |  | Opcodes 8 Immediate Operands Off Chip; Source Operand Off Chip; Destination Operand On Chip |  | Opcodes \& All Operands Off Chip |  | Operand Address Derivation (1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C1 | XM1 | C1 | XM1 | C1 | XM1 | C1 | XM1 | Source | Dest |
| A | 4 | 0 | 5 | 2 | 6 | 4 | 8 | 8 | A | A |
| $A B$ | 4 | 0 | 5 | 2 | 5 | 3 | 5 | 5 | A | A |
| ABS | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| Al | 4 | 0 | 6 | 4 | 6 | 4 | 8 | 8 | - | - |
| ANDI | 4 | 0 | 6 | 4 | 6 | 4 | 8 | 8 | - | - |
| B | 3 | 0 | 4 | 2 | 4 | 2 | 4 | 2 | A | - |
| BL | 5 | 0 | 6 | 2 | 7 | 4 | 7 | 4 | A | - |
| BLWP | 11 | 0 | 12 | 2 | 14 (5) | 6(5) | 17 | 12 | A | - |
| C | 4 | 0 | 5 | 2 | 6 | 4 | 7 | 6 | A | A |
| CB | 4 | 0 | 5 | 2 | 5 | 3 | 5 | 4 | A | A |
| Cl | 4 | 0 | 6 | 4 | 6 | 4 | 7 | 6 | - | - |
| CKOF | 7 | 0 | 8 | 2 | 8 | 2 | 8 | 2 | - | - |
| CKON | 7 | 0 | 8 | 2 | 8 | 2 | 8 | 2 | - | - |
| CLR | 3 | 0 | 4 | 2 | 5 | 4 | 5 | 4 | A | - |
| COC | 4 | 0 | 5 | 2 | 6 | 4 | 7 | 6 | A | - |
| CZC | 4 | 0 | 5 | 2 | 6 | 4 | 7 | 6 | A | - |
| DEC | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| DECT | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| DIV (ST4 is set) | 6 | 0 | 7 | 2 | 8 | 4 | 10 | 8 | A | - |
| DIV (ST4 is reset)(2) | 28 | 0 | 29 | 2 | 30 | 4 | 34 | 12 | A | - |
| DIVS (ST4 is set) | 10 | 0 | 11 | 2 | 12 | 4 | 36 | 8 | A | - |
| DIVS (ST4 is reset) ${ }^{2}$ ) | 33 | 0 | 34 | 2 | 35 | 4 | 39 | 12 | A | - |
| IDLE(3) | 7+21 | 0 | $8+21$ | 2 | $8+21$ | 2 | $8+21$ | 2 | - | - |
| INC | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| INCT | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| INV | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| JUMP (All Jump Instructions) | 3 | 0 | 4 | 2 | 4 | 2 | 4 | 2 | - | - |
| LDCR ( $C=0$ ) | 41 | 0 | 42 | 2 | 43 | 4 | 44 | 6 | A | - |
| LDCR (1 $1 \leqslant$ C $\leqslant 15$ ) | $9+2 \mathrm{C}$ | 0 | 10+2C | 2 | 11+2C | 4 | 12+2C | 6 | A | - |
| LI | 3 | 0 | 5 | 4 | 5 | 4 | 6 | 6 | - | - |
| LIMI | 5 | 0 | 7 | 4 | 7 | 4 | 7 | 4 | - | - |
| LREX | 7 | 0 | 8 | 2 | 8 | 2 | 8 | 2 | - | - |
| LST | 5 | 0 | 6 | 2 | 6 | 2 | 7 | 4 | - | - |
| LWP | 4 | 0 | 5 | 2 | 6 | 2 | 6 | 4 | - | - |
| LWPI | 4 | 0 | 6 | 4 | 6 | 4 | 6 | 4 | - | - |
| MOV | 3 | 0 | 4 | 2 | 5 | 4 | 6 | 6 | A | A |
| MOVB | 3 | 0 | 4 | 2 | 4 | 3 | 4 | 4 | A | A |
| MPY | 23 | 0 | 24 | 2 | 25 | 4 | 28 | 10 | A | - |
| MPYS | 25 | 0 | 26 | 2 | 27 | 4 | 30 | 10 | A | - |
| NEG | 3 | 0 | 4 | 2 | 6 | 6 | 6 | 6 | A | - |
| ORI | 4 | 0 | 6 | 4 | 6 | 4 | 8 | 8 | - | - |
| RSET | 7 | 0 | 8 | 2 | 8 | 2 | 8 | 2 | - | - |
| RTWP | 6 | 0 | 7 | 2 | $7(7)$ | $2(7)$ | 10 | 8 | - | - |
| S | 4 | 0 | 5 | 2 | 6 | 4 | 8 | 8 | A | A |
| SB | 4 | 0 | 5 | 2 | 5 | 3 | 5 | 5 | A | A |
| SBO | 8 | 0 | 9 | 2 | 9 | 2 | 10 | 4 | - | - |

TABLE 9 - INSTRUCTION EXECUTION TIMES (Concluded)

| INSTRUCTION | Opcodes \& All Operands On Chip |  | Opcodes \& Immediate Operands Off Chip; All Other Operands On Chip |  | Opcodes 8 Immediate Operands Off Chip; Source Operand OHf Chip; Destination Operand On Chip (6) |  | Opcodes \& All Operands Off Chip |  | Operand Address Derivation(1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C1 | XM1 | C1 | XM1 | C1 | XM1 | C1 | XM1 | Source | Dest |
| SBZ | 8 | 0 | 9 | 2 | 9 | 2 | 10 | 4 | - | - |
| SETO | 3 | 0 | 4 | 2 | 5 | 4 | 5 | 4 | - | - |
| SHIFT ( $\mathrm{C}=0$ ) | 5+C | 0 | 6+C | 2 | 6+C | 2 | 8+C | 6 | - | - |
| SHIFT (C=0, Bits 12-15 of WRO $=0$ ) | 23 | 0 | 24 | 2 | 24 | 2 | 27 | 8 | - | - |
| SHIFT ( $C=0$, Bits $12 \cdot 15$ of WRO $=N \neq 0$ ) | 7+N | 0 | $8+\mathrm{N}$ | 2 | 8+N | 2 | $11+\mathrm{N}$ | 8 | - | - |
| SOC | 4 | 0 | 5 | 2 | 6 | 4 | 8 | 8 | A | A |
| SOCB | 4 | 0 | 5 | 2 | 5 | 3 | 5 | 5 | A | A |
| STCR ( $C=0$ ) | 43 | 0 | 44 | 2 | 46 | 6 | 47 | 8 | A | - |
| STCR ( $1<C \leqslant 8$ ) | 19+C | 0 | 20+C | 2 | 22+C | 6 | 23+C | 8 | A | - |
| STCR ( $9<C \leq 15$ ) | 27+C | 0 | 28+C | 2 | 30+C | 6 | 31+C | 8 | A | - |
| STST | 3 | 0 | 4 | 2 | 4 | 2 | 5 | 4 | - | - |
| STWP | 3 | 0 | 4 | 2 | 4 | 2 | 5 | 4 | - | - |
| SWPB | 13 | 0 | 14 | 2 | 16 | 6 | 16 | 6 | A | - |
| SZC | 4 | 0 | 5 | 2 | 6 | 4 | 8 | 8 | A | A |
| SZCB | 4 | 0 | 5 | 2 | 5 | 3 | 5 | 5 | A | A |
| TB | 8 | 0 | 9 | 2 | 9 | 2 | 10 | 4 | - | - |
| X(4) | 2 | 0 | 3 | 2 | 4 | 4 | 4 | 4 | A | - |
| XOP | 15 | 0 | 16 | 2 | 18 (5) | 65 | 22 | 14 | A | - |
| XOR | 4 | 0 | 5 | 2 | 6 | 4 | 8 | 8 | A | - |
| Interrupt Context Switch (For any interrupt, including Reset, NMI, MID, and overflow) | $14(8)$ | 08 | 17(5) | 65 | 17 (5) | 6(5) | 20 (9) | 129 | - | - |

NOTES:
(1) Additional cycles to be added, if appropriate, are listed in Table "A" (Table 11).
(2) Execution time is dependent upon the partial quotient after each clock cycle during execution. Clock cycles shown are for worst-case operands.
(3) Will remain in Idie state until an unmasked interrupt request occurs ( $1=$ number of CLKOUT cycles until request occurs).
(4) Execution time shown does not include execution time of instruction at source address.
(5) Trap vector off chip; Naw workspace on chip.
(6) Registers for register-only instructions are on chip (Shift instructions, STST, LST, STWP, LWP) and registers for instructions where an additional register is required are onchip (AI, ANDI, BL, CI, LDCR, LI, ORI, SBO, SBZ, STCR, TB, Shift instructions).
(7) Workspace on chip
(8) Trap vector on chip; New workspace on chip (NMI only)
(9) Trap vector and New workspace on chip

TABLE 10 - OPERAND ADDRESS DERIVATION (TABLE "A")

| ADDRESSING MODE | Workspace Registers, Base Address For Index-Addressed Operands, And Symbolic (Direct) Addresses On Chip |  | Workspace Registers On Chip; Basa Address For IndexAddressed Operands And Symbolic (Direct) Addresses Off Chip |  | Workspace Registers <br> Off Chip; Base <br> Address For Index- <br> Addressed Operands And Symbolic (Direct) <br> Addresses On Chip |  | Workspace Registers, Base Address For Index-Addressed Operands, And Symbolic (Direct) Addresses Off Chip |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C2 | XM2 | C2 | XM2 | C2 | XM2 | C2 | XM2 |
| $\begin{gathered} W R \\ \left(T_{S} \text { or } T_{D}=00\right) \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| WR Indirect ( $T_{S}$ or $T_{D}=01$ ) | 1 | 0 | 1 | 0 | 2 | 2 | 2 | 2 |
| WR Indirect Auto Increment ( $T_{S}$ or $T_{D}=11$ ) | 3 | 0 | 3 | 0 | 5 | 4 | 5 | 4 |
| Symbolic ( $T_{S}$ or $T_{D}=10$, $S$ or $D=0)$ | 1 | 0 | 2 | 2 | 1 | 0 | 2 | 2 |
| ```Indexed ITS or TD = 10, S or D =0)``` | 3 | 0 | 4 | 2 | 4 | 2 | 5 | 4 |

TABLE 11 - INSTRUCTION EXECUTION TIME EXAMPLES

| EXAMPLE | Opcodes, base addresses for index-addressed operands, symbolic (direct) addresses, workspace registers, symbolic (direct) operands, and indexaddressed operands all on chip. |  |  |  |  |  | Opcodes, base addresses for index-addressed operands, and symbolic (direct) addresses off chip; workspace registers, symbolic (direct) operands, and index-addressed operands on chip. |  |  |  |  |  | Opcodes, base addresses for index-addressed operands, symbolic (direct) addresses, workspace registers, symbolic (direct) operands, and indexaddressed operands all off chip. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C1 | XM1 | C2 | XM2 | Total Clock Cycles |  | C1 | XM1 | C2 | XM2 | Total Clock Cycles |  | C1 | XM1 | C2 | XM2 | Total Clock Cycles |  |
|  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 1 \text { Wait } \\ \text { State } \\ \text { OH Chip } \end{array}$ |  |  |  |  | $\begin{array}{\|c\|} \hline 0 \text { Wait } \\ \text { States } \\ \text { Off Chip } \end{array}$ | $\begin{gathered} 1 \text { Wait } \\ \text { State } \\ \text { Off Chip } \end{gathered}$ |  |  |  |  | O Wait States Off Chip | $\begin{gathered} 1 \text { Wait } \\ \text { State } \\ \text { Off Chip } \end{gathered}$ |
| MOV R1, R2 | 3 | 0 | 0 | 0 | 3 | 3 | 4 | 2 | 0 | 0 | 4 | 6 | 6 | 6 | 0 | 0 | 6 | 12 |
| MOV R1, *R2 | 3 | 0 | 1 | 0 | 4 | 4 | 4 | 2 | 1 | 0 | 5 | 7 | 6 | 6 | 2 | 2 | 8 | 16 |
| MOV R1, *R2+ | 3 | 0 | 3 | 0 | 6 | 6 | 4 | 2 | 3 | 0 | 7 | 9 | 6 | 6 | 5 | 4 | 11 | 21 |
| MOV R1, @LABEL | 3 | 0 | 1 | 0 | 4 | 4 | 4 | 2 | 2 | 2 | 6 | 10 | 6 | 6 | 2 | 2 | 8 | 16 |
| MOV R1, @TABLE (R2) | 3 | 0 | 3 | 0 | 6 | 6 | 4 | 2 | 4 | 2 | 8 | 12 | 6 | 6 | 5 | 4 | 11 | 21 |
| MOV *R2+, @LABEL | 3 | 0 | 4 | 0 | 7 | 7 | 4 | 2 | 5 | 2 | 9 | 13 | 6 | 6 | 7 | 6 | 13 | 25 |
| MOV @LABEL1, @LABEL2 | 3 | 0 | 2 | 0 | 5 | 5 | 4 | 2 | 4 | 4 | 8 | 14 | 6 | 6 | 4 | 4 | 10 | 20 |

## APPENDIX G

## SAMPLE PROGRAMS

This appendix contains listing of programs that can be loaded into memory or reassembled into memory for demonstration or entertainment purposes. These listings are commented to provide ancillary data and explain the individual programming techniques. Assembly listing format is as follows:


The code can be reassembied and loaded with the LMC EVMBUG command, or the change memory command (IM) can be used to insert assembled object code at the memory addresses shown in the listing. (beginning at >EDOO, program start). The assembled object code is listed in column 3 of the listing, opposite the corresponding memory address in column 2. It is important that the programs be entered at the addresses noted, or that proper consideration be given to the labelled addresses which have been assembled into absolute addresses relative to the beginning of the program (address >EDOO)> This consideration is important when entering the code using the enter memory (IM) command with program start not at address >ED)).

If the code is to be loaded beginning at an address other than >EDOO as a program start address, it must be refigured to the new program bias. For example, if the program was to be loaded beginning at >ECOO, labelled addresses must be decreased by >100 ( $>\mathrm{EDOO}$ - >ECOO = >100). Note that jump instructions create a displacement value and not a memory address; thus; jump instructions using labels are not affected by a new program start address.

At the back of each listing is a cross-reference of labels and number of the source statement in which they are used (column one of the listing contains source statement numbers.)

If the Line-By-Line Assembler (LBLA is used, an absolute address must be substituted for labelled addresses. These hexadecimal values are in the first column of the cross-reference table of labels.

## G. 2 MASTERMIND GAME

The printout generated during program execuion of the Mastermind game is presented below to illustrate how the game is played. The object of the game is to identify in proper sequence the digits making up a five digit number. Only the numbers 1 through 8 may be selected for each digit. The program returns an "O" for each digit entered that is part of the five digit number. The program returns an "X" when the required digit is placed in its proper position. The user must identify the number within 12 attempts to win the game.

```
MASTEFMINII.GOESE HHNHt H=1-E 12 TFIES
YO| BET & FQR A MHTCH, 口 FDF A HIT
    1..11111
    ま..1ここここ 口
    3..3133 口
    4..41 CONTROL-H CAUSES ENTRY TO BE IGNORED,ALLOWS ENTRY REPEAT
    4..44144 8
    5.55415 00
    ..E4106 %\口
    F..4E17% 000口
    9. .E4T1马 人%OD
    F..E4TG1 M%%% WIHHEF! H=E4RE1
    1..11111
    こ..ここここご利
    3..23539 <0
    4..3こ434 00口
    5..E5353 %M00
```




```
GDGGET & FDF A MATCH, 口 FOF A HIT
    1..11111
    こ..こここここ %
    3..こうこここ 口口
    4..эこ444 %%
    5..34255 x00
    E.. ESC KEY RETURNS CONTROL TO MONITOR
7
```




| 0107 | E[174 | 2FOS |  | XOF | RS, 12 | Nil, in range, echio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0108 |  |  | * IS | GIGIT | a mateh and | IN RIGHT COLUMN: |
| 0109 | ELITE | 9EOS |  | CB | FS, \#FE+ | DIGIT IN RITH COLUMN |
| 0110 | ELITS | 1603 |  | JME | MO40 | NO, PUT GHAR IN CHAR BLIFFEE |
| 0111 | EITA | 06Cs |  | EWFE | Re | YES, FUT EINAFY O IN MEE OF RE |
| 01.12 | ELITC | [0.45 |  | MOVE | FS, $\mathrm{F}_{\text {R }} 1+$ | FUT AN $\times$ IN THE XO EUFFEF: |
| 0113 | EIITE | 05Er |  | INE | Fit | MAP CAET GUT CHAF: |
| 0114 | ELSO |  | Mot9 |  |  |  |
| 0115 | ELSO | DCE3 |  | Move | F3, $\mathrm{FF} \mathbf{2}+$ | ZERG OR EHAR TO INFUT BUFFEF |
| 0116 | EnEz | 9B15 |  | GRC | R13, 1 | FUT EIT IN MAF |
| 0117 | ELS4 | 3ecs |  | E | Fe,R10 | FIFTH NUMEEF INFUT? |
| 0118 | EIES | 1 AE7 |  | . L | Moso | NO, FEAL ANOTHEF TILESE |
| 0119 | EL9 | oeel |  | Q1 | R1, $\mathrm{XDE}+5$ | YES, is xo eliffer full? |
|  | EIEA | EEOB |  |  |  |  |
| 0120 | ELGE | 1 AO |  | H. | MOSO | NO, NO WINNER YET |
| 0121 | EISE | 2FAO |  | XOF | ExCIEF, 14 | YES, FRTNT XG ELIFF (AES X\%) |
|  | EL90 | EED4 |  |  |  |  |
| 0.122 |  |  | * |  |  |  |
| 0123 | EDP2 | $2 F A O$ |  | XOF | @WINNER, 14 | FRINT WINNER |
|  | E194 | EEGO |  |  |  |  |
| 0124 |  |  | * |  |  |  |
| 0125 | En96 |  | M045 |  |  |  |
| 01.26 | EI96 | 2 FAO |  | xOP | ENUMBER, 14 | FRINT NUMBER |
|  | Enge | ELIFA |  |  |  |  |
| 01.27 |  |  | * |  |  |  |
| $\begin{aligned} & 0128 \\ & 0129 \end{aligned}$ | EIGA | 1.086 |  | IMF' | M005 | Flay andother game |
|  | EIFC | 0460 | MONITR | E | eso0e0 | FETURN TO MONITIT: |
|  | EDPE | 0080 |  |  |  |  |
| 0130 |  |  | * |  |  |  |
| 0131 |  |  | \# |  |  |  |
| 0132 |  |  | * |  |  |  |
| 0183 |  |  | * TEST | FGR | 0: |  |
| 0134 |  |  | * |  |  |  |
| 0185 | Eliag |  | M050 |  |  |  |
| 0136 | ELAO | 0292 |  | LI. | RZ, INPUT | INFUT EUFFER START IN RZ |
|  | ELAE | EESA |  |  |  |  |
| 0137 | EDA4 |  | 9052 |  |  |  |
| 018 O | Edat | DOF: |  | move | \#R2+, FS | TEST EYTE FROM IMFIT ELIFFER |
|  | ELIAE | 1800: |  | LEC | M06O | EYTE EAET OUT IF EGUAL TG ZEFG |
| 01400141 | ELAE | $\underline{0} 09$ |  | miov | R9, Fe | FE FOINTS TO WORK ARRAY |
|  | ELIAA | 09EL |  | ERL | F13, 11 | FUSITIGN CAST OUT GH MAF |
| 0142 | ELAL |  | MOSS |  |  |  |
|  | ELAC | OE10 |  | SRE | R13, 1 | TEST FOF EAST GUT CHAF |
| 0144 | ELIAE | FEOS |  | CE | FS , FR - | ndes byte match wofk arkay ? |
|  | Eleg | 1805 |  | 100 | M05 7 | IF CAST DUT, MOS7 |
| 0146 | ELBE: | 1604 |  | -INE | M0.7 | If NOT EQUAL, MOS7 |
| 0147 | Elib4 | DC 46 |  | MOVE | $\mathrm{FG}, * \mathrm{~F} 1+$ | DN HIT, FUT $\square$ TIN XO EUFFER |
|  | ELEE | 0265 |  | ORT | F13,28000 | MAF CAST OUT EHAF |
| 0148 | EDES | 8000 |  |  |  |  |
| 0149 | ELBA | B00 3 |  | $A E$ | RO, RS | GFGIL OOMFARISON, FINISH LOOF |
| 0150 | EDE: |  | N057 |  |  |  |
| 0151 | ELET: | 3285 |  | $\square$ | Findio | TEST FOF LAST DIGIT |
| 0152 | EDEE | 1 AFE |  | .ll | MOES | If LOW, LIG ANGTHEF LIGIT |
| 0159 | Enco |  | m060 |  |  |  |
| 0154 | ELuco | 0282 |  | EI | R2, INFUT+5 | LAST RIGIT IN INFUT EUFFER? |
|  | ELICS | EESF |  |  |  |  |
| 0155 | EDIC 4 | 1 AEF |  | , LL | M05\% | NO, DO NEXT DIGIT |
| 0156 | EnCt | 2FAO |  | $\times \mathrm{F}$ | exobr: 14 | YES, FRINT XO EUFF |
|  | Ence | EEO4 |  |  |  |  |
| 9157 | ELICA | 0260 |  | EI | $\mathrm{FO}, 12$ | TWELVE GUESSES MALIE? |




```
    EEST 52
    EES2 20
    EEEG 41
    EES4 20
    EESE 4B
    EESG 49
    EEE7 54
01.90 EESS 00
0200
0201 EESA O000
    EEFC-0000
    EESE 0000
0202
0203 EF60 O
    EE<1 20
    EEG2 57
    EE6S 49
    EE64 4E
    EEOS 4E
    EEGG 45
    EE67 52
0204 EE68 21
    EEG9 OO
    020S EEGA 20
        EE&B ES
        EEEC 4F
        EEGI 52
        EEGE 52
        EEGF 59
    0206 EE70 00
        EE71 00
    O207 EET2 O
        EE73 OA
        EE74 00
        EETS OO
    020
    L2O ElNO END ETGET
    O ERFOFG, NO WGFNINGS
```

the printout of this game in execution (below) illustrates game rules and objectives. The program generates a number between 0 and 999. You have unlimited guesses to find the number but you can be an expert
above average, average, or a turkey, depending upon how many guesses are needed to solve the problem.


```
EAH 'OU| BLESE If' HMmEEF & OD GGG%
IHFUIT A HUMEEF & FFESS THE SFHLE EHF:
S00 TOD LOM, TF'Y HGHIH:!
T00 TOU LDU!: TF'Y HGHIH:!
G00 TOD HIGH, TF'% AGHIH:
SEOTOD LDU! TF%% FGHIH!:
GBS TOD HIGH, TFY HEHIH!
BGO TOD HIGH: TF'Y HGHIH!
GG TOD HIGH, TFOG ABFIH:
```




```
IHFUGT A HUMEEE: FFESS THE SFHCE EHF:
50G TOU LOW, TFY' FGGIN!:
TOO TOU HIGH: TEY HGAIH!
ESg TOU HIGH, TFY HGAIH!
5S GOFFEET: YDUFE FH ERFERT EEEFUSE IT TODK YOU 04 TEIES:
```



```
IHFUIT A HUMEEF: FFESE THE SFAIEE EAF.
GG0, TDO HIGH, TF'G HGHIH!
```








|  | EE16 | 49 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | EE17 | 4 E |  |  |  |  |
|  | EE1S | 21 |  |  |  |  |
|  | EEIG | 21 |  |  |  |  |
| 0126 | EEIA | OAOS |  | liata Poadode 0 | LINE FEED, CR, | END MSG |
|  | EE1C | 0000 |  |  |  |  |
| 0127 | EEIE | 2020 | HIGHM | DATA $>2020$ | TWO SFACES |  |
| 0128 | EE20 | 54 |  | TEXT TOO HIGH, | TFY AGAIN! |  |
|  | EE21. | 4 F |  |  |  |  |
|  | EE22 | 4 F |  |  |  |  |
|  | EE23 | 20 |  |  |  |  |
|  | EEC4 | 48 |  |  |  |  |
|  | EE25 | 49 |  |  |  |  |
|  | EE26 | 47 |  |  |  |  |
|  | EE27 | 48 |  |  |  |  |
|  | EE28 | 2 C |  |  |  |  |
|  | EE29 | 20 |  |  |  |  |
|  | EE2A | 54 |  |  |  |  |
|  | EE2B | 52 |  |  |  |  |
|  | EE2C: | 59 |  |  |  |  |
|  | EE2D | 20 |  |  |  |  |
|  | EE2E | 41 |  | . |  |  |
|  | EE2F | 47 |  |  |  |  |
|  | EESO | 41 |  |  |  |  |
|  | EE31 | 49 |  |  |  |  |
|  | EES2 | 4E |  |  |  |  |
|  | EE33 | 21 |  |  |  |  |
| 0129 | EE 34 | OAOD |  | DATA >OAOL, 0 | LINE FEED, CR , | END MSO. |
|  | EE36 | 0000 |  |  |  |  |
| 0130 | EE33 | OAOD | LFCR | DATA 9 OAOD | LINE FEED, CR |  |
| 0151 | EESA | 00 |  | EYTE O | ENLI OF MESSAGE |  |
| 0152 | EESC | 0707 | GOREET | LATA >0707, 90707 | belle |  |
|  | EESE | 0707 |  |  |  |  |
| 0133 | EE40 | 2020 |  | DATA $>2020$ | SPACES |  |
| 0154 | EE42 | 42 |  | TEXT COFRECT ! | YOUR"FE |  |
|  | EE43 | 4 F |  |  |  |  |
|  | EE44 | 52 |  |  |  |  |
|  | EE45 | 52 |  |  |  |  |
|  | EE46 | 45 |  |  |  |  |
|  | EE47 | 43 |  |  |  |  |
|  | EE4E | 54 |  |  |  |  |
|  | EE49 | 20 |  |  |  |  |
|  | EE4A | 21 |  |  |  |  |
|  | EEAB | 20 |  |  |  |  |
|  | EE4C: | 59 |  |  |  |  |
|  | EE40 | 4 F |  |  |  |  |
|  | EE4E | 5 |  |  |  |  |
|  | EE4F | 52 |  |  |  |  |
|  | EESO | 27 |  |  |  |  |
|  | EES 1 | 52 |  |  |  |  |
|  | EES 2 | 45 |  |  |  |  |
|  | EES3 | 20 |  |  |  |  |
| 01.85 | EE54 | 00 |  | EYTE O | end gif message |  |
| 0136 | EE55 | 41 | SEVEN | TEXT "AN EXFERT" |  |  |
|  | EES6 | 4 E |  |  |  |  |
|  | EES 7 | 20 |  |  |  |  |
|  | EES3 | 45 |  |  |  |  |
|  | EES | 5 |  |  |  |  |
|  | EE:A | 59 |  |  |  |  |
|  | EESE | 45 |  |  |  |  |



GUESE SПSMAE S.2.0 7S.274 20:22:O7 TLESLIAY, MAR 17, 1981.
FACE 0008


ADC
ADDRESS BUS
ADDRESS SPACE
ADDRESSING
ALLOWABLE BAUD RATES
ALPHABETIC CHARACTERS
ALTERNATE PROGRAMMING CONVEN
AORG
AORG DIRECTIVE
ARCHITECTURE
ASCII CODE
ASRFLAG
ASRFLAG VALUES
ASSEMBLED OBJECT CODE
ASSEMBLER ACTION
ASSEMBLER COMMANDS
ASSEMBLER DIRECTIVES
ASSEMBLER-DIRECTIVE
ASSEMBLERS
ASSIGNS
AUDIO
AUTOMATIC CONTROL DEVICE
AUXILIARY CONTROLS
AUXILIARY TMS
BAUD RATE SELECTION PARAMETERS
BELL
BIAS
BIDIRECTIONAL BUSES
BINARY DECIMAL AND HEXADECIMAL NUMBERS BIPOLAR PROMS
BIT-ORIENTED I/O
BL
BRANCH AND LINK INSTRUCTION
BLOCK-COMPARE
BLOCK-LENGTH
BLOCK-MOVE
BOARD CONFIGURATION
BRACKETS
BRANCH AND LINK SUBROUTINE
BRANCH TO ABSOLUTE ADDRESSES
BRANCHING
BREADBOARDING
BRIDGES
BSS DIRECTIVE
BUFFER
BUSES
CALLING THE ASSEMBLER
CANCEL SOURCE STATEMENT BEING INPUT CAPABILITIES
CARRIER

5-9,5-14
$4-3,4-4,4-6,8-17,8-18$
4-21
1-6, 4-4
1-5,6-4,6-13
8-26
6-1, 6-6, 8-2
6-6
E-1
$1-5,6-5, B-1$
8-46
8-47
6-3
6-11
5-19
6-6, 8-1, 8-2
7-5, 8-1
6-9
1-4
$5-9,5-14$
$4-3$
$5-21,8-46,8-48,8-49,8-50$
$7-8$
3-2, 3-3
$5-13,7-6,7-7,7-8,7-9,8-24$
$1-5,1-6,1-7,4-8,5-22,5-25$
$1-2,4-1,4-10$
8-17
8-11
8-11
8-44
8-43
8-44
1-2
5-4, 7-10
8-12
8-11
8-11
1-2, 4-24
3-5
6-7
4-3, 4-16,5-7
$4-1,4-2,4-4,4-7$
6-12,6-14
4-1, 4-24, $\begin{array}{r}6-5 \\ 7-1\end{array}$
8-46

CARRIER-DETECT
4-20
CARRY
CASSETTES
1-6, 1-8
CHAF
CHAINS
CHARACTER I/O
5-26
8-15
CHECK-OUT
CHECKSUM
CIRCUITRY
CIRCUITS
8-27

CLEAR-TO-SEND
CLEARANCE
CLKOUT
CLOCK OSCILLATOR
COMMAND MODE
COMMAND SCANNER
COMMAND SYNTAX CONVENTIONS
COMMENT FIELD
COMMUNICATIONS LINK USAGE
COMMUNICATIONS REGISTER UNIT 8-17
COMMUNICATONS 7-5
COMPARE BLOCKS OF BYTES SAMPLE 8-45
CONCLUDING THE INSTRUCTION
6-14
CONDUCTORS
2-3
CONFLICTS
CONNECTIONS
CONNECTORS
4-13

CONSTANTS
CONTENTS TO CRU BIT ADDRESS
CONTROL BUS
CONTROLLER
CONVENTIONS
CONVERSATION
CORRECT-READING
COUNTDOWN
CPU
CRU
$1-6,1-7,4-1$
CRU ADDRESS MAP
CRU ADDRESSING
CRU BIT ADDRESS AND REGISTER
$4-16,4-18,4-19,4-20$
$8-17$
8-17
CRU BUS
CRU INSTRUCTIONS
CRU MULTIBIT INSTRUCTIONS
CRUCLK
CRUIN
CRUOUT
CRYSTAL
CURRENTS
CURSOR
DATA BUS
DATA DIRECTIVE
DATA-TERMINAL-READY
DBIN
DEBUG MONITOR

dedicated ram logic
DEDICATED READ-WRITE MEMORY RAM
delays
delimiter
device select logic
DIODE
DISPLACEMENT
DISPLACEMENT ERROR
DM
dOLLAR SIGN TO INDICATE "AT THIATION"
DOUBLE-WORD
DOWNLOADER
DUAL-TRACE
DUMP MEMORY
DUMP MEMORY TO DIGITAL CASSETTE
DYNAMIC CHECKS
dYnamic-relocating
dynamically relocatable code
ECHO CHARACTER XOP
EDITOR
eia communications link
eia interface
END DIRECTIVE
END-OF-FILE
ENTERING INSTRUCTIONS
ENTRY-POINT
ENVIRONMENTAL REQUIREMENTS
EPROMS
EQU DIRECTIVE
EQUIPMENT
evmbug commands
EVMBUG ERROR MESSAGES
evmbug interactive commands
EVMBUG MONITOR
EX
example of program coding
example of separate programs joine
EXB
execute assembler with existing symbol table
EXECUTE ASSEMBLER WITH NEW SYMBOL TABLE
EXECUTE COMMAND
execute communications link
EXECUTE in Single step mode
EXECUTE REVERSE ASSEMBLER
EXECUTE UNDER BREAKPOINT
EXITING TO THE MONITOR
EXPRESSIONS
EXTERNAL INSTRUCTION LOGIC
External instructions
facilities
FD

8-5
4-15, 4-16
4-15
8-46,8-47
6-10,8-29
4-9
4-20
6-18
8-21,8-22
5-7
6-4
8-15
7-9
3-5
5-7

8-23
8-2
5-23,8-27
7-1,7-10
7-1,7-14
4-20
6-8,6-15
7-7
6-13
6-8
2-1,2-2
1-8, 4-3, 4-10, 8-23,8-26
6-9
1-4,2-1, 3-5
3-2,5-3
5-1,5-25,5-26
5-1
$5-1,5-5,5-8,5-9,5-17,5-20,5-25$
5-12
8-24
8-11
5-5
5-3
5-3,5-9
5-12
5-20
5-17
5-20
5-5
6-13, 6-14
6-5,6-9

FETCHING
FIND DATA COMMAND
FIRMWARE
FIRST-OUT
FLAGA
FLAGB
FLAGC
FLAGD
FLAGE
FLAGF
FLAGS
FLEXIBILITY
FORMATTING
GATING
GENERAL SPECFICATIONS
GLOSSARY
GREATER-THAN
GROUND
HALT
HALTING
HANDB00K
HANDLER
HANDSHAKING
HARDCOPY
HARDWARE
HARDWARE REGISTERS
HEADS
HEX
HEXADECIMAL ARITHMETIC
HEXADECIMAL I/O
HINTS
HOLD
HOLDA
HOOKUP
HOST SYSTEM CABLE REQUIREMENTS
HOST SYSTEM REQUIREMENTS
HUMIDITY
I/O USING MONITOR XOPS
IAQ
IC
IDENTIFIERS
IDLE
INCREMENTS
INDEXED ADDRESSING
INDEXING
INSPECT CHANGE CRU
INSPECT CHANGE MEMORY
INSPECT CHANGE USER WORKSPACE
INSPECT CHANGE USER (WP) (PC) (ST)
INSTALLATION
INSTRUCTON
INTERFACING WITH EVMBUG
INTERRUPT AND XOP LINKING AREAS
INTERRUPT SEQUENCE
-
8-6, 8-7
5-12
1-1,1-2,6-1
8-13
4-19
4-19
4-19
4-19
4-19
4-19
7-7
8-13
6-1
4-5, 4-6
1-4
1-5
1-5, 8-2
2-3, 4-20, 7-4
4-23
5-5
4-1
$8-13,8-34,8-40$
7-4
8-47
, 8-4
5-16,8-5
5-26
5-13
5-13
8-28
8-26
4-3, 4-7
4-3, 4-6, 4-7
2-2,2-3,2-4
7-4
7-4
2-2
8-27
4-3,4-6, 4-7
5-5
7-5
4-22, 4-23
8-37
1-7
8-24,8-25
5-5
5-15
5-2,5-18
5-16
2-1
8-9
8-27
8-30
$8-6,8-13,8-33$

INTERRUPTS AND XOPS
JUMPER CONNECTIONS
JUMPER PRONGS
KEYING
8-9, 8-30

LABEL FIELD
LABELED ADDRESSING LABELS
LABELS AND COMMENTS
LDCR INSTRUCTION
LED
LENGTH-OF-BLOCK
1-3
5-6
$6-3,6-4,6-10,6-13,6-14,6-15,6-16,6-17,6-18$
$8-2$
$8-4$
$5-1,6-1,6-4,6-5,6-8,6-10,6-13,8-4$
$6-4$
8-20

LEVELS
4-22, 4-23

LINK USE WITHOUT CASSETTE OR PAPER TAPE
2-3,7-3
8-36, 8-38
LINKAGE
LINKED-LIST
LINKED-LISTS
LINKER
LINKING INSTRUCTIONS
LINKS
LISTING FORMAT $8-6,8-13,8-15,8-16$
$8-13,8-15$

7-1,8-25
8-9 $4-20,8-13,8-15,8-16$
$6-3$
LISTINGS
LOAD MEMORY FROM CASSETTE OR PAPER TAPE
LOAD TAPE CASSETTE
6-8
LOAD-POINT
-24
LOADER
LOCATION COUNTER
LOGGING
LOGIC
LOGON
4-7,4-9, 4-11, 4-16, 4-21, 4-22, 4-23, 4-24
MACHINE-LANGUAGE
8-40
MACROASSEMBLER
7-1,7-10
MAJOR INTERNAL SIGNALS
4-3
MALFUNCTION
3-1
MASKS
8-40
MEMORY AND CRU ADDRESS MAP
4-20
MEMORY-WRITE
4-7
MESSAGES
MODEM
$5-1,5-25,5-26,7-6,7-7,8-28,8-46$
$8-46$
MODEMS
MODES
MODULES
MOVE-FROM-ADDRESS
5-21, 8-47
7-5

MOVE-TO-ADDRESS
MOVING
NIBBLE
NODES
NON-MASKABLE INTERRUPT
NON-RELOCATABLE CODE
NUMERICAL REPRESENTATIONS
OBJECT RECORD FORMAT
ONE-PASS
ONES
OP CODE FIELD
OPCODE

OPCODE FIELD
OPERAND FIELD
OPTIONS
ORGANIZATION

$$
6-3,6-4,6-8,6-10,6-13
$$

8-3, 8-4, 8-15
OSCILLATOR
OSCILLOSCOPE
2-1,3-5
OUTLINES
5-25
OVERFLOW
OVERHEAD
1-6,1-8
OVERLAP
PADDING
4-21, 8-14
8-47
PAPER TAPE
PARITY
PARTITIONING $5-8,5-11,5-13,5-14,7-9$

1-8
PATH
8-14
PATTERN
8-11
PERSONALITY PLUGS
PHILOSOPHY
PIN
PINS
PLANNING
PLAYBACK
PLUGS
PORTS
POSITIONING
POSTS
POWER SUPPLY
POWER UP RESET
POWER-CONNECT
POWER-UP
PRE-PROGRAMMED
4-9, 8-19
$1-4,4-3,4-11,4-12,4-13,4-14$
8-5

PREPROGRAMMED INTERRUPT AND USER XOP'S
1-3,7-4, 8-19
3-1
4-20
5-9, 5-14

PRINTOUT
PRIORITY-SETTING
PROCEDURE
PC
PROGRAM COUNTER REGISTER
$8-6$
$8-6$

PROGRAM ENTRY AND EXIT 8-27
PROGRAM ORGANIZATION
8-3
PROGRAMMING
PROGRAMMING CONSIDERATIONS
8-1
PROGRAMMING ENVIRONMENT
PROGRAMMING HINTS
PROMPTING
$1-4,4-11,4-12,4-13,4-14,4-15$
4-1, 4-16, 4-17, 4-20, 7-1,8-46
8-29
4-21
$1-2,2-1,2-2,2-3$ 3-1
2-1,2-3
4-8,8-27
8-37
8-12
3-3
8-8
8-3
8-6
8-6

PROMS
PRONGS
PROTOCOL
PROTOTYPE AREA
PROTOTYPING
PSEUDO-INSTRUCTION
PULSE
PULSES
8-3

QUERY
queve
$8-3$
$8-1$
$8-3$
$8-1,8-4,8-26$
$8-26$
$8-27$
$1-8,4-9,4-10,4-20$
$1-3$
$7-3,7-5,7-6$
$3-5,4-5,4-24$
$4-1,4-3,4-20,4-21,4-24$
$6-18$
$4-5,4-22$
$4-23$
4

RAM
RAM-INTENSIVE
RAM-TYPE
RAMS
RE-ENTRANT
RE-EXECUTE
READ ONE CHARACTER FROM TERMINAL
READY
REAL-TIME
RECEIVE-DATA
REFERENCE DOCUMENTS
REFERENCING
REGISTER ADDRESSING
REGISTER RESERVED APPLICATIONS REGISTERS

REQUEST-TO-SEND
REQUESTS
REQUIRED EQUIPMENT
REQUIRED USE OF RAM IN PROGRAMS
RESERVES
RESET
RESET LOGIC
RESISTORS
RETURNING CONTROL TO EVMBUG MONITOR
REWIND
ROM
ROMS
RTWP
RETURN WITH WORKSPACE POINTER
RUBOUT
SAMPLE ASSEMBLER LISTING
SAMPLE PROGRAMS $3-2,3-3,7-10,8-46,8-48,8-49,8-50$
SAMPLE SOFTWARE DEVELOPMENT SESSION 7-10,7-11
SAMPLES
SAMPLING $\quad 4-16,8-19$
SAVES
SCANNER
SCHEMATICS
SEARCHES
SELECT LINE ADDRESS ASSIGNMENTS
SERIAL I/O PORTS
SESSION
SETUP
SHIFT
SHIPPING
SHORTS
SIGNALS
SIGNS
SINGLE QUOTES
SINGLE-STEP LOGIC
SKIP
SOFTWARE REQUIREMENTS
SOURCE LISTING

8-21
$1-8,4-3,4-5,4-15,4-16,5-1,8-4$
8-4
8-4

$$
1-2,4-10,4-13,4-16
$$

8-5
3-4
5-24
4-3, 4-6
1-7
4-20
1-4
1-7
8-5
8-9
$5-16,5-18,5-23,8-4,8-5,8-6,8-8$,
$8-15,8-16,8-26,8-30,8-32,8-36,8-43$
4-20,8-46
4-7,8-12
2-1
8-4
6-7
3-1, 4-7, 4-8
$4-3,4-7,4-8$
4-20
7-9
$5-9,5-14$ $1-8,4-3,5-1$

1-2, 4-10
8-14
8-14
5-11,5-12
6-2
$8-19$
$8-26$
1-6, 3-2
4-3, 4-4
1-6,8-25
4-9
7-1, 8-46
$7-10,7-11,7-12,7-13$
2-1,8-24
6-13, 8-9, 8-18
2-2
3-5 4-3, 4-4, 4-6, 4-7

6-13
6-5, 6-10
4-23
6-15,6-17,6-18
$5-20,8-1,8-2,8-3$

STACK
STARTING THE LINK
STATIC CHECKS
STATUS REGISTER
STCR INSTRUCTION
STROBE
STROBING
SUBPROGRAMS
SUBROUTINES
SUBSTITUTING
SUBTRACTING
SUBTRACTION
SUCCESSION
SUMMARY OF COMMUNICATIONS LINK COMMANDS
SUMMARY OF COMMUNICATIONS LINK ERRORS
SUPERVISOR
SUPPLY VOLTAGE OPERATIONAL LIMITS
SWITCHES
SYMBOL-READING
SYMBOLIC ADDRESSING
SYMBOLIC ASSEMBLER
SYMOBLS
SYNOPSIS
SYNTAX
SYNTAX ERRORS
SYSGEN
SYSTEM BUSES
SYSTEM DESCRIPTION
SYSTEM MEMORY MAP
SYSTEM REQUIREMENTS
TAB
TABS
tabulation
TAG
TAGS
TAPE
TAPE WRITE-PROTECT TABS
TARGET
TASK
TECHNIQUES
TELETYPEWRITER
TEMPERATURE
TERMINAL HOOKUP
TERMINAL MODE
TERMINAL REQUIREMENTS
TERMINAL XOP
TERMINATION CHARACTERS
TEST EQUIPMENT
TEXT DIRECTIVE
THEORY OF OPERATION
TIME-SHARE
TIMING
TMS9995 ARCHITECTURE

$$
\begin{array}{r}
2-1 \\
8-13,8-15 \\
7-7 \\
3-5,3-6 \\
8-6,8-7 \\
8-20,8-21 \\
4-6 \\
4-5 \\
8-11 \\
5-1,5-20,8-14 \\
4-20 \\
8-24 \\
6-5 \\
6-13 \\
7-6 \\
7-7
\end{array}
$$

$$
\begin{array}{r}
1-7,1-8,8-3,8-15 \\
3-6
\end{array}
$$

$$
5-9,5-14
$$

$$
8-22
$$

$$
8-25
$$

$$
6-1,8-1
$$

$$
5-19
$$

8-1
5-4
6-16, 6-17
7-10
4-4
7-2
4-10, 5-2
7-4
5-9
5-11
8-40
5-13, 5-26, 7-7
7-9
$5-8,5-11,5-13,5-14,7-9$
5-11
7-3
$5-12,5-22,8-26$ 3-4 5-11 2-2
2-4
$7-6,7-7,7-8,7-9,7-10$ 7-6
$5-20,5-21,5-22,5-23,5-24$ 5-22
3-5
$6-10,6-11$
$3-5,4-1$
$7-4$
$3-6,4-1,4-4,4,13$
$E-1$

TMS CONTROL SIGNALS
TMS EVALUATION MODULE
TMS EVM AUXILIARY CONTROL SIGNALS
TMS EVM RESET LOGIC
TMS EVM SIGNALS
TMS EVM SYSTEM BLOCK DIAGRAM
TMS EVM SYSTEM MEMORY MAP
TMS INTERVAL TIMER INTERRUPT PROGRAM
TMS SYMBOLIC ASSEMBLER LISTING
TNF
TO MAKE CODING RELOCATABLE
TOGGLE
TOGGLE NULL FLAG
TRANSISTOR
TRANSITION
TRANSLATE CHARACTERS INTO ASCII CODE
TRANSMISSION
TRANSMIT-DATA
TRANSPORT
TRAPS
TRIGGERED
TROUBLESHOOTING
TROUBLESHOOTING TECHNIQUES
TTY
TTY INTERFACE
TURNING
TXLINK
TXMIRA
UARTS
UNPACKING
UPLOADER
UPLOADS
USER-ACCESSIBLE
USER-AVAILABLE
USER-CONFIGURABLE
USER-DEFINED
USER-PROGRAMMED
USER-WRITTEN
USERS
USING MAIN AND AUXILIARY TMS
UTILITIES
VARIATIONS
VECTORS INTERRUPT AND XOP
VENTILATION
VERIFICATION
VERIFY
VISUAL CHECKS
VOID
vOLTAGE
VOLTAGES
WAIT STATE LOGIC
WAITING
WAITS
WAVEFORMS

4-8
4-3
4-2
4-10
8-39
6-3
5-17
8-24
5-3, 5-17
5-17
4-20
8-13
6-5
8-19
4-20
5-9, 5-14, 5-26
4-24, 8-30
3-5, 8-8, 8-39
3-4, 3-5
3-4
2-1, 4-16, 4-20, 7-10
4-20
4-20
8-25
8-2
1-4
2-2
7-9
7-5,7-7
5-1,5-20,5-21
8-30
1-2
4-22,8-14
4-20
8-14
8-46
8-46
$1-8,5-1,5-20,5-21,7-1$
3-6
8-7
2-1
3-1
2-2, 3-1
3-5
6-7
$2-3,3-6,4-20$
3-5
4-3, 4-21
6-5,8-27
8-46
3-6
WIRE-OR1-8
WIRING
WORKSPACE POINTER REGISTER8-5
WORKSPACE REGISTERS

## WORKSPACES

$$
5-3,5-18,8-8,8-15
$$

## WP

WRAPPINGWRITE MESSAGE TO TERMINAL XOP85-24WRITE ONE CHARACTER TO TERMINAL ..... 5-24
WRITE CHARACTER ..... 8-46
XCL
XRA ..... 5-20XOP EXTENDED OPERATION INSTRUCTION5-20
XOP LINKING AREA

$$
8-15
$$

$$
8-36,8-38
$$

